summaryrefslogtreecommitdiffstats
path: root/target/Config.in
diff options
context:
space:
mode:
authorWeijie Gao <hackpascal@gmail.com>2024-01-07 03:10:45 +0800
committerChuanhong Guo <gch981213@gmail.com>2024-05-04 14:14:16 +0800
commit7fcb82665e96a50174084c8bfcd0302ce31291f4 (patch)
tree6693d4e3537166ccfff51c617659e50500163a9e /target/Config.in
parent197d90dc31741a5510cd2218eff0befa935312cd (diff)
downloadopenwrt-7fcb82665e96a50174084c8bfcd0302ce31291f4.tar.gz
openwrt-7fcb82665e96a50174084c8bfcd0302ce31291f4.tar.bz2
openwrt-7fcb82665e96a50174084c8bfcd0302ce31291f4.zip
loongarch64: new target
Add target for Loongson LoongArch64-based boards. LoongArch is a new RISC ISA developed by Loongson. It's a bit like MIPS or RISC-V. LoongArch includes both 32-bit and 64-bit versions (LoongArch32/LoongArch64). Loongson 3A5000 and 3A6000 are the two existing CPUs of LoongArch64 and is used for PC products. It's BIOS supports ACPI and UEFI-only boot. These CPUs supports SMP and SMT. At present only LoongArch64 is supported by linux kernel. Toolchain requirement: binutils >= 2.40 gcc >= 13.1 For details, please check the following links: https://lwn.net/Articles/861951/ https://loongson.github.io/LoongArch-Documentation/README-EN.html Signed-off-by: Weijie Gao <hackpascal@gmail.com>
Diffstat (limited to 'target/Config.in')
-rw-r--r--target/Config.in5
1 files changed, 5 insertions, 0 deletions
diff --git a/target/Config.in b/target/Config.in
index ac0f1f9826..c2395923d4 100644
--- a/target/Config.in
+++ b/target/Config.in
@@ -156,6 +156,10 @@ config i386
config i686
bool
+config loongarch64
+ select ARCH_64BIT
+ bool
+
config m68k
bool
@@ -220,6 +224,7 @@ config ARCH
default "armeb" if armeb
default "i386" if i386
default "i686" if i686
+ default "loongarch64" if loongarch64
default "m68k" if m68k
default "mips" if mips
default "mipsel" if mipsel