diff options
| author | Rosen Penev <rosenp@gmail.com> | 2023-11-23 18:31:55 -0800 |
|---|---|---|
| committer | Christian Marangi <ansuelsmth@gmail.com> | 2023-11-25 23:58:40 +0100 |
| commit | 0a1d15642fa6b4eba45104a4b7bbeb202162f9a5 (patch) | |
| tree | f4aadb2cf1737994008e6bddbf9e37bac2360276 /target/linux/ramips/dts/mt7628an_mercury_mac1200r-v2.dts | |
| parent | 3eb899fd36752ce07fed14cf05de7868d1a67944 (diff) | |
| download | openwrt-0a1d15642fa6b4eba45104a4b7bbeb202162f9a5.tar.gz openwrt-0a1d15642fa6b4eba45104a4b7bbeb202162f9a5.tar.bz2 openwrt-0a1d15642fa6b4eba45104a4b7bbeb202162f9a5.zip | |
ramips: mt7628: use nvmem-layout
Will allow using mac-base.
Signed-off-by: Rosen Penev <rosenp@gmail.com>
Diffstat (limited to 'target/linux/ramips/dts/mt7628an_mercury_mac1200r-v2.dts')
| -rw-r--r-- | target/linux/ramips/dts/mt7628an_mercury_mac1200r-v2.dts | 32 |
1 files changed, 19 insertions, 13 deletions
diff --git a/target/linux/ramips/dts/mt7628an_mercury_mac1200r-v2.dts b/target/linux/ramips/dts/mt7628an_mercury_mac1200r-v2.dts index fee64bc53f..074011fbb9 100644 --- a/target/linux/ramips/dts/mt7628an_mercury_mac1200r-v2.dts +++ b/target/linux/ramips/dts/mt7628an_mercury_mac1200r-v2.dts @@ -43,32 +43,38 @@ }; factory: partition@1d800 { - compatible = "nvmem-cells"; label = "factory_info"; reg = <0x1d800 0x800>; - #address-cells = <1>; - #size-cells = <1>; read-only; - eeprom_factory_0: eeprom@0 { - reg = <0x0 0x400>; - }; + nvmem-layout { + compatible = "fixed-layout"; + #address-cells = <1>; + #size-cells = <1>; + + eeprom_factory_0: eeprom@0 { + reg = <0x0 0x400>; + }; - macaddr_factory_d: macaddr@d { - reg = <0xd 0x6>; + macaddr_factory_d: macaddr@d { + reg = <0xd 0x6>; + }; }; }; art: partition@1e000 { - compatible = "nvmem-cells"; label = "art"; reg = <0x1e000 0x2000>; - #address-cells = <1>; - #size-cells = <1>; read-only; - eeprom_art_1000: eeprom@1000 { - reg = <0x1000 0x200>; + nvmem-layout { + compatible = "fixed-layout"; + #address-cells = <1>; + #size-cells = <1>; + + eeprom_art_1000: eeprom@1000 { + reg = <0x1000 0x200>; + }; }; }; |