summaryrefslogtreecommitdiffstats
path: root/toolchain/musl
diff options
context:
space:
mode:
authorFelix Fietkau <nbd@openwrt.org>2015-07-12 18:54:30 +0000
committerFelix Fietkau <nbd@openwrt.org>2015-07-12 18:54:30 +0000
commit0f81020b9798c3b82617b76fb7ab8ae2e35e6069 (patch)
tree621b712979ad7b7c3a35ee5bafffcd297b41477e /toolchain/musl
parent29039f51b3c6707f903018b53785409bf97f5fe0 (diff)
downloadopenwrt-0f81020b9798c3b82617b76fb7ab8ae2e35e6069.tar.gz
openwrt-0f81020b9798c3b82617b76fb7ab8ae2e35e6069.tar.bz2
openwrt-0f81020b9798c3b82617b76fb7ab8ae2e35e6069.zip
gcc: use the -sf suffix for musl ldso on powerpc
Signed-off-by: Felix Fietkau <nbd@openwrt.org> SVN-Revision: 46313
Diffstat (limited to 'toolchain/musl')
-rw-r--r--toolchain/musl/patches/010-Add-PowerPC-soft-float-support.patch17
1 files changed, 15 insertions, 2 deletions
diff --git a/toolchain/musl/patches/010-Add-PowerPC-soft-float-support.patch b/toolchain/musl/patches/010-Add-PowerPC-soft-float-support.patch
index 7dfb7ed019..4ed0ade3fa 100644
--- a/toolchain/musl/patches/010-Add-PowerPC-soft-float-support.patch
+++ b/toolchain/musl/patches/010-Add-PowerPC-soft-float-support.patch
@@ -7,8 +7,7 @@ instruction set for floating point operations (SPE).
Executing regular PowerPC floating point instructions results in
"Illegal instruction" errors.
-Until support for SPE FPU is added, make it possible to run these
-devices in soft-float mode.
+Make it possible to run these devices in soft-float mode.
Signed-off-by: Felix Fietkau <nbd@openwrt.org>
---
@@ -18,6 +17,20 @@ Signed-off-by: Felix Fietkau <nbd@openwrt.org>
create mode 100644 src/setjmp/powerpc-sf/setjmp.s
create mode 100644 src/setjmp/powerpc-sf/setjmp.sub
+--- a/arch/powerpc/reloc.h
++++ b/arch/powerpc/reloc.h
+@@ -1,4 +1,10 @@
+-#define LDSO_ARCH "powerpc"
++#ifdef _SOFT_FLOAT
++#define FP_SUFFIX "-sf"
++#else
++#define FP_SUFFIX ""
++#endif
++
++#define LDSO_ARCH "powerpc" FP_SUFFIX
+
+ #define TPOFF_K (-0x7000)
+
--- a/configure
+++ b/configure
@@ -498,6 +498,10 @@ trycppif "_MIPSEL || __MIPSEL || __MIPSE