target/linux/ath79/dts/qca9558_engenius_dual_ap.dtsi


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89

// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qca955x_senao_loader.dtsi"

&partitions {
	partition@ff0000 {
		label = "art";
		reg = <0xff0000 0x010000>;
		read-only;

		nvmem-layout {
			compatible = "fixed-layout";
			#address-cells = <1>;
			#size-cells = <1>;

			macaddr_art_0: macaddr@0 {
				compatible = "mac-base";
				reg = <0x0 0x6>;
				#nvmem-cell-cells = <1>;
			};

			calibration_art_1000: calibration@1000 {
				reg = <0x1000 0x440>;
			};

			calibration_art_5000: calibration@5000 {
				reg = <0x5000 0x844>;
			};
		};
	};
};

&mdio0 {
	status = "okay";

	phy1: ethernet-phy@1 {
		reg = <1>;
		eee-broken-100tx;
		eee-broken-1000t;
	};

	phy2: ethernet-phy@2 {
		reg = <2>;
		eee-broken-100tx;
		eee-broken-1000t;
		at803x-override-sgmii-link-check;
	};
};

&eth0 {
	status = "okay";

	nvmem-cells = <&macaddr_art_0 0>;
	nvmem-cell-names = "mac-address";

	phy-handle = <&phy1>;
	phy-mode = "rgmii-id";

	pll-data = <0x82000000 0x80000101 0x80001313>;
};

&eth1 {
	status = "okay";

	nvmem-cells = <&macaddr_art_0 1>;
	nvmem-cell-names = "mac-address";

	phy-handle = <&phy2>;

	pll-data = <0x03000000 0x00000101 0x00001313>;

	qca955x-sgmii-fixup;
};

&wmac {
	status = "okay";

	nvmem-cells = <&macaddr_art_0 2>, <&calibration_art_1000>;
	nvmem-cell-names = "mac-address", "calibration";
};

&ath10k_1 {
	nvmem-cells = <&macaddr_art_0 3>, <&calibration_art_5000>;
	nvmem-cell-names = "mac-address", "calibration";
};

&pcie1 {
	status = "okay";
};