1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
From afee12219e87d273aacd9db6919ef649970dce0d Mon Sep 17 00:00:00 2001
From: Dave Stevenson <dave.stevenson@raspberrypi.com>
Date: Tue, 9 Jan 2024 17:37:00 +0000
Subject: [PATCH 1060/1085] drm/bridge: tc358762: Program the DPI mode into the
chip
The autodetection of resolution/timing by the TC358762 can lead
to the display being shifted by a pixel or two.
Program the TC358762 with the requested mode timing so that
it can reproduce it accurately.
Signed-off-by: Dave Stevenson <dave.stevenson@raspberrypi.com>
---
drivers/gpu/drm/bridge/tc358762.c | 15 +++++++++++++++
1 file changed, 15 insertions(+)
--- a/drivers/gpu/drm/bridge/tc358762.c
+++ b/drivers/gpu/drm/bridge/tc358762.c
@@ -53,6 +53,12 @@
#define LCDCTRL_VSPOL BIT(19) /* Polarity of VSYNC signal */
#define LCDCTRL_VSDELAY(v) (((v) & 0xfff) << 20) /* VSYNC delay */
+/* First parameter is in the 16bits, second is in the top 16bits */
+#define LCD_HS_HBP 0x0424
+#define LCD_HDISP_HFP 0x0428
+#define LCD_VS_VBP 0x042c
+#define LCD_VDISP_VFP 0x0430
+
/* SPI Master Registers */
#define SPICMR 0x0450
#define SPITCR 0x0454
@@ -139,6 +145,15 @@ static int tc358762_init(struct tc358762
tc358762_write(ctx, LCDCTRL, lcdctrl);
tc358762_write(ctx, SYSCTRL, 0x040f);
+
+ tc358762_write(ctx, LCD_HS_HBP, (ctx->mode.hsync_end - ctx->mode.hsync_start) |
+ ((ctx->mode.htotal - ctx->mode.hsync_end) << 16));
+ tc358762_write(ctx, LCD_HDISP_HFP, ctx->mode.hdisplay |
+ ((ctx->mode.hsync_start - ctx->mode.hdisplay) << 16));
+ tc358762_write(ctx, LCD_VS_VBP, (ctx->mode.vsync_end - ctx->mode.vsync_start) |
+ ((ctx->mode.vtotal - ctx->mode.vsync_end) << 16));
+ tc358762_write(ctx, LCD_VDISP_VFP, ctx->mode.vdisplay |
+ ((ctx->mode.vsync_start - ctx->mode.vdisplay) << 16));
msleep(100);
tc358762_write(ctx, PPI_STARTPPI, PPI_START_FUNCTION);
|
