summaryrefslogtreecommitdiffstats
path: root/payloads/libpayload/Kconfig
diff options
context:
space:
mode:
authorJianjun Wang <jianjun.wang@mediatek.com>2021-07-28 16:53:43 +0800
committerYu-Ping Wu <yupingso@google.com>2022-05-20 02:53:35 +0000
commit20a87c0bed98fe8817a2dfccf4cd271199aabc1a (patch)
treefc9deb0205c596fbd8c448f24f9fca74a1fa8bfa /payloads/libpayload/Kconfig
parent2ad74deb2a11772cdd23c3613b58e9116b36863a (diff)
downloadcoreboot-20a87c0bed98fe8817a2dfccf4cd271199aabc1a.tar.gz
coreboot-20a87c0bed98fe8817a2dfccf4cd271199aabc1a.tar.bz2
coreboot-20a87c0bed98fe8817a2dfccf4cd271199aabc1a.zip
libpayload/pci: Add pci_map_bus function for MediaTek platform
Add 'pci_map_bus' function and PCIE_MEDIATEK config for MediaTek platform. TEST=Build pass and boot up to kernel successfully via SSD on Dojo board, here is the SSD information in boot log: == NVME IDENTIFY CONTROLLER DATA == PCI VID : 0x15b7 PCI SSVID : 0x15b7 SN : 21517J440114 MN : WDC PC SN530 SDBPTPZ-256G-1006 RAB : 0x4 AERL : 0x7 SQES : 0x66 CQES : 0x44 NN : 0x1 Identified NVMe model WDC PC SN530 SDBPTPZ-256G-1006 BUG=b:178565024 BRANCH=cherry Signed-off-by: Jianjun Wang <jianjun.wang@mediatek.com> Change-Id: I9ea7d111fed6b816fa2352fe93c268116519a577 Reviewed-on: https://review.coreboot.org/c/coreboot/+/56794 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'payloads/libpayload/Kconfig')
-rw-r--r--payloads/libpayload/Kconfig5
1 files changed, 5 insertions, 0 deletions
diff --git a/payloads/libpayload/Kconfig b/payloads/libpayload/Kconfig
index 7540c674a2c9..2ad3c0020604 100644
--- a/payloads/libpayload/Kconfig
+++ b/payloads/libpayload/Kconfig
@@ -413,6 +413,11 @@ config PCI_IO_OPS
default y if ARCH_X86
default n
+config PCIE_MEDIATEK
+ bool "Support for PCIe devices on MediaTek platforms"
+ depends on PCI && !PCI_IO_OPS
+ default n
+
config NVRAM
bool "Support for reading/writing NVRAM bytes"
depends on ARCH_X86 # for now