summaryrefslogtreecommitdiffstats
path: root/src/device/pci_device.c
diff options
context:
space:
mode:
authorElyes Haouas <ehaouas@noos.fr>2022-11-18 15:06:21 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-11-22 13:41:26 +0000
commitd369c662561402cba057bebf7c6e83d5a967a547 (patch)
tree9e20e9e408fedbd90096620477b49fb536b7bf4e /src/device/pci_device.c
parent1ef547eec7262f96770f1fe4d1c6ff44b624dbe2 (diff)
downloadcoreboot-d369c662561402cba057bebf7c6e83d5a967a547.tar.gz
coreboot-d369c662561402cba057bebf7c6e83d5a967a547.tar.bz2
coreboot-d369c662561402cba057bebf7c6e83d5a967a547.zip
src/device/pci_: Remove unnecessary space after casts
Change-Id: I11593245fedc26489e3506d773aaff1ad34188b1 Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69804 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/device/pci_device.c')
-rw-r--r--src/device/pci_device.c22
1 files changed, 11 insertions, 11 deletions
diff --git a/src/device/pci_device.c b/src/device/pci_device.c
index 865158644c77..9de294698af3 100644
--- a/src/device/pci_device.c
+++ b/src/device/pci_device.c
@@ -108,7 +108,7 @@ struct resource *pci_get_resource(struct device *dev, unsigned long index)
PCI_BASE_ADDRESS_MEM_LIMIT_64)) {
/* Find the high bits that move. */
moving |=
- ((resource_t) pci_moving_config32(dev, index + 4)) << 32;
+ ((resource_t)pci_moving_config32(dev, index + 4)) << 32;
}
/* Find the resource constraints.
@@ -496,13 +496,13 @@ static void pci_bridge_read_bases(struct device *dev)
resource_t moving_base, moving_limit, moving;
/* See if the bridge I/O resources are implemented. */
- moving_base = ((u32) pci_moving_config8(dev, PCI_IO_BASE)) << 8;
+ moving_base = ((u32)pci_moving_config8(dev, PCI_IO_BASE)) << 8;
moving_base |=
- ((u32) pci_moving_config16(dev, PCI_IO_BASE_UPPER16)) << 16;
+ ((u32)pci_moving_config16(dev, PCI_IO_BASE_UPPER16)) << 16;
- moving_limit = ((u32) pci_moving_config8(dev, PCI_IO_LIMIT)) << 8;
+ moving_limit = ((u32)pci_moving_config8(dev, PCI_IO_LIMIT)) << 8;
moving_limit |=
- ((u32) pci_moving_config16(dev, PCI_IO_LIMIT_UPPER16)) << 16;
+ ((u32)pci_moving_config16(dev, PCI_IO_LIMIT_UPPER16)) << 16;
moving = moving_base & moving_limit;
@@ -511,14 +511,14 @@ static void pci_bridge_read_bases(struct device *dev)
/* See if the bridge prefmem resources are implemented. */
moving_base =
- ((resource_t) pci_moving_config16(dev, PCI_PREF_MEMORY_BASE)) << 16;
+ ((resource_t)pci_moving_config16(dev, PCI_PREF_MEMORY_BASE)) << 16;
moving_base |=
- ((resource_t) pci_moving_config32(dev, PCI_PREF_BASE_UPPER32)) << 32;
+ ((resource_t)pci_moving_config32(dev, PCI_PREF_BASE_UPPER32)) << 32;
moving_limit =
- ((resource_t) pci_moving_config16(dev, PCI_PREF_MEMORY_LIMIT)) << 16;
+ ((resource_t)pci_moving_config16(dev, PCI_PREF_MEMORY_LIMIT)) << 16;
moving_limit |=
- ((resource_t) pci_moving_config32(dev, PCI_PREF_LIMIT_UPPER32)) << 32;
+ ((resource_t)pci_moving_config32(dev, PCI_PREF_LIMIT_UPPER32)) << 32;
moving = moving_base & moving_limit;
/* Initialize the prefetchable memory constraints on the current bus. */
@@ -526,8 +526,8 @@ static void pci_bridge_read_bases(struct device *dev)
IORESOURCE_MEM | IORESOURCE_PREFETCH);
/* See if the bridge mem resources are implemented. */
- moving_base = ((u32) pci_moving_config16(dev, PCI_MEMORY_BASE)) << 16;
- moving_limit = ((u32) pci_moving_config16(dev, PCI_MEMORY_LIMIT)) << 16;
+ moving_base = ((u32)pci_moving_config16(dev, PCI_MEMORY_BASE)) << 16;
+ moving_limit = ((u32)pci_moving_config16(dev, PCI_MEMORY_LIMIT)) << 16;
moving = moving_base & moving_limit;