summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/beltino/romstage.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-07-03 13:45:13 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-07-09 16:25:08 +0000
commit91aae2e0bc074a3dba475f6fab8612d1a8842e57 (patch)
tree79f46d51622235a5b64ee1f48cd51ede5af419ef /src/mainboard/google/beltino/romstage.c
parent9b29e5e1a01ac2da26e4deb420fd036a7d78060d (diff)
downloadcoreboot-91aae2e0bc074a3dba475f6fab8612d1a8842e57.tar.gz
coreboot-91aae2e0bc074a3dba475f6fab8612d1a8842e57.tar.bz2
coreboot-91aae2e0bc074a3dba475f6fab8612d1a8842e57.zip
mb/google/beltino: Put GPIOs in a C file
This will allow dropping the pointer inside romstage_params. Change-Id: I536225351a0353298381c16cff25f39098c19bba Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43101 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tristan Corrick <tristan@corrick.kiwi>
Diffstat (limited to 'src/mainboard/google/beltino/romstage.c')
-rw-r--r--src/mainboard/google/beltino/romstage.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/mainboard/google/beltino/romstage.c b/src/mainboard/google/beltino/romstage.c
index 2b36b012b568..c49d94fe3e19 100644
--- a/src/mainboard/google/beltino/romstage.c
+++ b/src/mainboard/google/beltino/romstage.c
@@ -9,9 +9,10 @@
#include <southbridge/intel/lynxpoint/pch.h>
#include <superio/ite/common/ite.h>
#include <superio/ite/it8772f/it8772f.h>
-#include <variant/gpio.h>
#include "onboard.h"
+extern const struct pch_lp_gpio_map mainboard_gpio_map[];
+
void mainboard_config_rcba(void)
{
/*