summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/sandybridge/memmap.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-16 20:34:25 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-22 02:50:35 +0000
commita963acdcc70747911981afcd1474d39d75ca8804 (patch)
tree57f67998627e588d8523497172512dba7b0032fb /src/northbridge/intel/sandybridge/memmap.c
parent9ede2ffee845d243d8e1515effbc206152fbc7fd (diff)
downloadcoreboot-a963acdcc70747911981afcd1474d39d75ca8804.tar.gz
coreboot-a963acdcc70747911981afcd1474d39d75ca8804.tar.bz2
coreboot-a963acdcc70747911981afcd1474d39d75ca8804.zip
arch/x86: Add <arch/romstage.h>
Start with moving all postcar_frame related function declarations here from <arch/cpu.h>. Change-Id: I9aeef07f9009e44cc08927c85fe1862edf5c70dc Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34911 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel/sandybridge/memmap.c')
-rw-r--r--src/northbridge/intel/sandybridge/memmap.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/memmap.c b/src/northbridge/intel/sandybridge/memmap.c
index 9e2e3333fe65..44bbbd201b8f 100644
--- a/src/northbridge/intel/sandybridge/memmap.c
+++ b/src/northbridge/intel/sandybridge/memmap.c
@@ -15,7 +15,7 @@
#define __SIMPLE_DEVICE__
-#include <arch/cpu.h>
+#include <arch/romstage.h>
#include <device/pci_ops.h>
#include <cbmem.h>
#include <console/console.h>