diff options
| author | Simon Yang <simon1.yang@intel.com> | 2022-09-06 18:30:51 +0800 |
|---|---|---|
| committer | Martin Roth <martin.roth@amd.corp-partner.google.com> | 2022-09-08 14:19:57 +0000 |
| commit | a16ed34638b32abe188c08f5027371658a299a1f (patch) | |
| tree | 7af2d27a09ce75d5e5f5a302f955e22ddee9306b /src/soc/intel/alderlake/chipset.cb | |
| parent | 6e007516abdb9c4f1d57afdf81d7049393aedbad (diff) | |
| download | coreboot-a16ed34638b32abe188c08f5027371658a299a1f.tar.gz coreboot-a16ed34638b32abe188c08f5027371658a299a1f.tar.bz2 coreboot-a16ed34638b32abe188c08f5027371658a299a1f.zip | |
soc/intel/alderlake: add power limits for Alder Lake-N 7W soc
Missing power limit setting for Alder-Lake-N 7W soc.
Document reference: 645548 and 646929
BUG=b:245440443
BRANCH=None
TEST=Build FW and test on nivviks board and there is no error
message "unknown SA ID: 0x4617, skipped power limits configuration."
Signed-off-by: Simon Yang <simon1.yang@intel.com>
Change-Id: Iefe17f5b574cc319fe9aad3850401a8aa8e31270
Reviewed-on: https://review.coreboot.org/c/coreboot/+/67374
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Diffstat (limited to 'src/soc/intel/alderlake/chipset.cb')
| -rw-r--r-- | src/soc/intel/alderlake/chipset.cb | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/chipset.cb b/src/soc/intel/alderlake/chipset.cb index 0016ae745f1f..2b9d3802a5bf 100644 --- a/src/soc/intel/alderlake/chipset.cb +++ b/src/soc/intel/alderlake/chipset.cb @@ -48,6 +48,12 @@ chip soc/intel/alderlake .tdp_pl4 = 68, }" + register "power_limits_config[ADL_N_081_7W_CORE]" = "{ + .tdp_pl1_override = 7, + .tdp_pl2_override = 25, + .tdp_pl4 = 78, + }" + register "power_limits_config[ADL_N_081_15W_CORE]" = "{ .tdp_pl1_override = 15, .tdp_pl2_override = 35, |