summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/alderlake/fsp_params.c
diff options
context:
space:
mode:
authorSean Rhodes <sean@starlabs.systems>2024-02-13 20:44:52 +0000
committerFelix Held <felix-coreboot@felixheld.de>2024-02-19 17:42:44 +0000
commit00b81adfedd0f61beb3fd7f3775f5d215b6307c4 (patch)
treef9399d44aab58601ffabae5d533cd20cedd5da37 /src/soc/intel/alderlake/fsp_params.c
parentccd18d1bb4a0d8a689c508833f2af21f92a4a8ac (diff)
downloadcoreboot-00b81adfedd0f61beb3fd7f3775f5d215b6307c4.tar.gz
coreboot-00b81adfedd0f61beb3fd7f3775f5d215b6307c4.tar.bz2
coreboot-00b81adfedd0f61beb3fd7f3775f5d215b6307c4.zip
soc/intel/alderlake: Include ADL-N ID 5 0x4618
This patch adds support for using ADL N 4-core MCH ID 0x4618. Signed-off-by: Sean Rhodes <sean@starlabs.systems> Change-Id: I3e4855ce93666c54ab35def9b58e4b13bc9a8672 Reviewed-on: https://review.coreboot.org/c/coreboot/+/80488 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>
Diffstat (limited to 'src/soc/intel/alderlake/fsp_params.c')
-rw-r--r--src/soc/intel/alderlake/fsp_params.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/fsp_params.c b/src/soc/intel/alderlake/fsp_params.c
index 5edfbcc78184..cb5459868a3a 100644
--- a/src/soc/intel/alderlake/fsp_params.c
+++ b/src/soc/intel/alderlake/fsp_params.c
@@ -539,6 +539,7 @@ static uint16_t get_vccin_aux_imon_iccmax(void)
case PCI_DID_INTEL_ADL_N_ID_2:
case PCI_DID_INTEL_ADL_N_ID_3:
case PCI_DID_INTEL_ADL_N_ID_4:
+ case PCI_DID_INTEL_ADL_N_ID_5:
return ICC_MAX_ID_ADL_N_MA;
case PCI_DID_INTEL_ADL_S_ID_1:
case PCI_DID_INTEL_ADL_S_ID_3: