summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/apollolake/acpi/pmc_ipc.asl
diff options
context:
space:
mode:
authorMeera Ravindranath <meera.ravindranath@intel.com>2022-01-20 14:01:34 +0530
committerFelix Held <felix-coreboot@felixheld.de>2022-02-03 16:26:26 +0000
commit1d886639ce680010a21e64d7122dfcfa92a9f505 (patch)
treec57b01c9183239308da26094729057213c75d903 /src/soc/intel/apollolake/acpi/pmc_ipc.asl
parent46c9f761d416c3393b7d4afaeb573aacda6f4bb3 (diff)
downloadcoreboot-1d886639ce680010a21e64d7122dfcfa92a9f505.tar.gz
coreboot-1d886639ce680010a21e64d7122dfcfa92a9f505.tar.bz2
coreboot-1d886639ce680010a21e64d7122dfcfa92a9f505.zip
mb/google/brya/variants/gimble: Disable PCIE RP 6 and TCSS Port 1
Gimble does not use WWAN and TCP Port 1 according to the schematics. Hence disabling it. BUG=b:216533766 TEST=Boot to kernel and verify WWAN and TCSS Port 1 disabled Signed-off-by: Meera Ravindranath <meera.ravindranath@intel.com> change-Id: I0e7ae72620da39fc18ff253c440d006e83c576f3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/61266 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Sridhar Siricilla <sridhar.siricilla@intel.com> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Diffstat (limited to 'src/soc/intel/apollolake/acpi/pmc_ipc.asl')
0 files changed, 0 insertions, 0 deletions