summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/cse
diff options
context:
space:
mode:
authorYuchen He <yuchenhe126@gmail.com>2023-07-25 21:28:36 +0200
committerMatt DeVillier <matt.devillier@amd.corp-partner.google.com>2023-08-05 16:04:46 +0000
commit1e67adbc73e30be098ce163e3d27a7a7ecf68ae0 (patch)
treea2880851ac6c754d94fc056472beb5ec133ab0b4 /src/soc/intel/common/block/cse
parent71b8ee0da407158d51eb7d86a6e1d4c458fc8e96 (diff)
downloadcoreboot-1e67adbc73e30be098ce163e3d27a7a7ecf68ae0.tar.gz
coreboot-1e67adbc73e30be098ce163e3d27a7a7ecf68ae0.tar.bz2
coreboot-1e67adbc73e30be098ce163e3d27a7a7ecf68ae0.zip
src/*/post_code.h: Change post code prefix to POSTCODE
The prefix POSTCODE makes it clear that the macro is a post code. Hence, replace related macros starting with POST to POSTCODE and also replace every instance the macros are invoked with the new name. The files was changed by running the following bash script from the top level directory. header="src/soc/amd/common/block/include/amdblocks/post_codes.h \ src/include/cpu/intel/post_codes.h \ src/soc/intel/common/block/include/intelblocks/post_codes.h" array=`grep -r "#define POST_" $header | \ tr '\t' ' ' | cut -d ":" -f 2 | cut -d " " -f 2` for str in $array; do splitstr=`echo $str | cut -d '_' -f2-` grep -r $str src | cut -d ':' -f 1 | \ xargs sed -i'' -e "s/$str/POSTCODE_$splitstr/g" done Change-Id: Id2ca654126fc5b96e6b40d222bb636bbf39ab7ad Signed-off-by: Yuchen He <yuchenhe126@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/76044 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src/soc/intel/common/block/cse')
-rw-r--r--src/soc/intel/common/block/cse/cse.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/common/block/cse/cse.c b/src/soc/intel/common/block/cse/cse.c
index 14637cedc4d7..939c793d1a05 100644
--- a/src/soc/intel/common/block/cse/cse.c
+++ b/src/soc/intel/common/block/cse/cse.c
@@ -610,7 +610,7 @@ int heci_reset(void)
uint32_t csr;
/* Clear post code to prevent eventlog entry from unknown code. */
- post_code(POST_CODE_ZERO);
+ post_code(POSTCODE_CODE_ZERO);
/* Send reset request */
csr = read_host_csr();