summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/include/intelblocks/mp_init.h
diff options
context:
space:
mode:
authorJohn Zhao <john.zhao@intel.com>2019-05-10 10:51:52 -0700
committerPatrick Georgi <pgeorgi@google.com>2019-05-13 09:23:13 +0000
commit7528f834447de52d1d62e979cd93af0ac30d5f6f (patch)
tree38ec228c873c60f510a139064fba7a42a777bb0b /src/soc/intel/common/block/include/intelblocks/mp_init.h
parent2cb399625ea04027fd02e6be834738b62d10c7d9 (diff)
downloadcoreboot-7528f834447de52d1d62e979cd93af0ac30d5f6f.tar.gz
coreboot-7528f834447de52d1d62e979cd93af0ac30d5f6f.tar.bz2
coreboot-7528f834447de52d1d62e979cd93af0ac30d5f6f.zip
soc/intel: Geminilake Refresh feature request support
Add 0x706a8 for GLK Refresh CPU stepping ID. BUG=b:132414963 BRANCH=None TEST=Image built successfully. Signed-off-by: John Zhao <john.zhao@intel.com> Change-Id: I4641d9bd4c82211e7200f617cae9043b0f2f38d1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/32744 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
Diffstat (limited to 'src/soc/intel/common/block/include/intelblocks/mp_init.h')
-rw-r--r--src/soc/intel/common/block/include/intelblocks/mp_init.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/mp_init.h b/src/soc/intel/common/block/include/intelblocks/mp_init.h
index 3c7467da57d8..0f37a64345b2 100644
--- a/src/soc/intel/common/block/include/intelblocks/mp_init.h
+++ b/src/soc/intel/common/block/include/intelblocks/mp_init.h
@@ -37,6 +37,7 @@
#define CPUID_APOLLOLAKE_E0 0x506ca
#define CPUID_GLK_A0 0x706a0
#define CPUID_GLK_B0 0x706a1
+#define CPUID_GLK_R0 0x706a8
#define CPUID_WHISKEYLAKE_V0 0x806ec
#define CPUID_WHISKEYLAKE_W0 0x806eb
#define CPUID_COFFEELAKE_D0 0x806ea