summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/quark
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@amd.corp-partner.google.com>2022-09-22 14:41:22 -0500
committerMartin L Roth <gaumless@gmail.com>2022-10-30 17:00:45 +0000
commitf90ff456fc5ede4cefaca5915602217ebff9e9a2 (patch)
tree723a848708fdd2b3c368ca011d5d55912571d465 /src/soc/intel/quark
parentaa8796d3fd10ab52f2f6d3c7aa1684c72c08fc8c (diff)
downloadcoreboot-f90ff456fc5ede4cefaca5915602217ebff9e9a2.tar.gz
coreboot-f90ff456fc5ede4cefaca5915602217ebff9e9a2.tar.bz2
coreboot-f90ff456fc5ede4cefaca5915602217ebff9e9a2.zip
mb/google/skyrim: Implement touchscreen power sequencing
Assuming variants have a touchscreen by default, set the enable GPIO high and hold in reset during romstage, then release reset in ramstage. This will allow the touchscreen to make use of the runtime I2C detect feature (enabled in a subsequent commit) so that an ACPI device entry is created only for the touchscreen actually present. Variants/SKUs which do not have a touchscreen (if any) can use the romstage/ramstage GPIO override tables to set the associated enable/ reset GPIOs to NC. BUG=b:121309055 TEST=build/boot skyrim with rest of patch series Change-Id: Ic4d7ac8f951bb94da2216a24dc85a96275c9d449 Signed-off-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/67778 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc/intel/quark')
0 files changed, 0 insertions, 0 deletions