summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
diff options
context:
space:
mode:
authorKrishna P Bhat D <krishna.p.bhat.d@intel.corp-partner.google.com>2022-05-02 13:21:38 +0530
committerFelix Held <felix-coreboot@felixheld.de>2022-06-30 16:26:41 +0000
commit906df950dbf54fdb76ce50a6d2ab72cb4470885f (patch)
tree0a5e66bdb451292ddfa58e8689b3e4987b3e2ed7 /src/soc/intel
parente68175cad3fe215b4ada859784ec4f9c7064b62d (diff)
downloadcoreboot-906df950dbf54fdb76ce50a6d2ab72cb4470885f.tar.gz
coreboot-906df950dbf54fdb76ce50a6d2ab72cb4470885f.tar.bz2
coreboot-906df950dbf54fdb76ce50a6d2ab72cb4470885f.zip
soc/intel/common: Compile debug_feature in ramstage to fix build error
In ADL-N, cse_fw_sync is done in ramstage. Compile debug_feature.c in ramstage to fix build error. BRANCH=firmware-brya-14505.B Change-Id: I0118b024fce4781cf6008b1c0b416e409fc52065 Signed-off-by: Krishna P Bhat D <krishna.p.bhat.d@intel.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63979 Reviewed-by: Kangheui Won <khwon@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/common/basecode/debug/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/common/basecode/debug/Makefile.inc b/src/soc/intel/common/basecode/debug/Makefile.inc
index f783c8d14a10..750f88f488ab 100644
--- a/src/soc/intel/common/basecode/debug/Makefile.inc
+++ b/src/soc/intel/common/basecode/debug/Makefile.inc
@@ -1 +1,2 @@
romstage-$(CONFIG_SOC_INTEL_COMMON_BASECODE_DEBUG_FEATURE) += debug_feature.c
+ramstage-$(CONFIG_SOC_INTEL_COMMON_BASECODE_DEBUG_FEATURE) += debug_feature.c