summaryrefslogtreecommitdiffstats
path: root/src/soc/rockchip
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2020-09-11 15:47:09 +0200
committerFelix Held <felix-coreboot@felixheld.de>2020-09-12 14:59:33 +0000
commite3a1247b15e756f01d9c25bc71fa2cf563de34a8 (patch)
treeb5b3757f41355f0e046968f4bdf3c06b51941914 /src/soc/rockchip
parent8395165eee0ab487993e78de52a63dbc669f6684 (diff)
downloadcoreboot-e3a1247b15e756f01d9c25bc71fa2cf563de34a8.tar.gz
coreboot-e3a1247b15e756f01d9c25bc71fa2cf563de34a8.tar.bz2
coreboot-e3a1247b15e756f01d9c25bc71fa2cf563de34a8.zip
include/console/uart: make index parameter unsigned
The UART index is never negative, so make it unsigned and drop the checks for the index to be non-negative. Change-Id: I64bd60bd2a3b82552cb3ac6524792b9ac6c09a94 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45294 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/rockchip')
-rw-r--r--src/soc/rockchip/common/uart.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/rockchip/common/uart.c b/src/soc/rockchip/common/uart.c
index 2c6d6cec68c4..b98f182d7cea 100644
--- a/src/soc/rockchip/common/uart.c
+++ b/src/soc/rockchip/common/uart.c
@@ -9,7 +9,7 @@ unsigned int uart_platform_refclk(void)
return OSC_HZ;
}
-uintptr_t uart_platform_base(int idx)
+uintptr_t uart_platform_base(unsigned int idx)
{
return CONFIG_CONSOLE_SERIAL_UART_ADDRESS;
}