summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/fsp_rangeley/acpi.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-02-15 08:21:33 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-02-21 19:07:31 +0000
commit26071aaadfc5926f7e01623d8fb2967456041dfc (patch)
tree3380dfb3eec43cfe46e4daa8fca0f8e24e9158d4 /src/southbridge/intel/fsp_rangeley/acpi.c
parent94ad37619f95a07b94a6a9a570bd74727eb830c4 (diff)
downloadcoreboot-26071aaadfc5926f7e01623d8fb2967456041dfc.tar.gz
coreboot-26071aaadfc5926f7e01623d8fb2967456041dfc.tar.bz2
coreboot-26071aaadfc5926f7e01623d8fb2967456041dfc.zip
ACPI: Correct asl_compiler_revision value
Change-Id: I91b54b43c8bb5cb17ff86a6d9afa95f265ee49df Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/31431 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/acpi.c')
-rw-r--r--src/southbridge/intel/fsp_rangeley/acpi.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/acpi.c b/src/southbridge/intel/fsp_rangeley/acpi.c
index 96ddea5be674..0aebb20cd476 100644
--- a/src/southbridge/intel/fsp_rangeley/acpi.c
+++ b/src/southbridge/intel/fsp_rangeley/acpi.c
@@ -20,6 +20,7 @@
#include <arch/acpi.h>
#include <southbridge/intel/fsp_rangeley/soc.h>
#include <arch/io.h>
+#include <version.h>
#if IS_ENABLED(CONFIG_HAVE_SMI_HANDLER)
#include <cpu/x86/smm.h>
@@ -52,7 +53,7 @@ void acpi_fill_in_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
memcpy(header->oem_id, OEM_ID, 6);
memcpy(header->oem_table_id, ACPI_TABLE_CREATOR, 8);
memcpy(header->asl_compiler_id, ASLC, 4);
- header->asl_compiler_revision = 1;
+ header->asl_compiler_revision = asl_revision;
/* ACPI Pointers */
fadt->firmware_ctrl = (unsigned long) facs;