summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorWonkyu Kim <wonkyu.kim@intel.com>2020-01-18 23:42:23 -0800
committerPatrick Georgi <pgeorgi@google.com>2020-01-25 10:44:26 +0000
commitf895dade61c9273712dcd122e6be5efc2d033bf0 (patch)
tree647d1c26cae2c147c5053f05175b1c253856fc89 /src
parent06e067e4cf7a7b455a4574c3c62391de23973bb7 (diff)
downloadcoreboot-f895dade61c9273712dcd122e6be5efc2d033bf0.tar.gz
coreboot-f895dade61c9273712dcd122e6be5efc2d033bf0.tar.bz2
coreboot-f895dade61c9273712dcd122e6be5efc2d033bf0.zip
soc/intel/tigerlake: Add IPU in ACPI
Add IPU ACPI object for Camera ACPI. BUG=none BRANCH=none TEST=Build and boot tigerlake rvp board Signed-off-by: Wonkyu Kim <wonkyu.kim@intel.com> Change-Id: I8c1ca9c053f0c8ef8d7c027c317c7af74d5f0f8c Reviewed-on: https://review.coreboot.org/c/coreboot/+/38469 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Pratikkumar V Prajapati <pratikkumar.v.prajapati@intel.com> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/tigerlake/acpi/ipu.asl23
1 files changed, 23 insertions, 0 deletions
diff --git a/src/soc/intel/tigerlake/acpi/ipu.asl b/src/soc/intel/tigerlake/acpi/ipu.asl
new file mode 100644
index 000000000000..ed964a4165f9
--- /dev/null
+++ b/src/soc/intel/tigerlake/acpi/ipu.asl
@@ -0,0 +1,23 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2020 Intel Corporation.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+Scope (\_SB.PCI0)
+{
+ Device (IPU0)
+ {
+ Name (_ADR, 0x00050000)
+ Name (_DDN, "Camera and Imaging Subsystem")
+ }
+}