summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--src/mainboard/google/skyrim/romstage.c2
-rw-r--r--src/soc/amd/sabrina/fsp_m_params.c4
-rw-r--r--src/soc/amd/sabrina/include/soc/platform_descriptors.h2
3 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/google/skyrim/romstage.c b/src/mainboard/google/skyrim/romstage.c
index bd7af6a9cd1c..fe5b6760e41b 100644
--- a/src/mainboard/google/skyrim/romstage.c
+++ b/src/mainboard/google/skyrim/romstage.c
@@ -3,7 +3,7 @@
#include <baseboard/variants.h>
#include <soc/platform_descriptors.h>
-void mb_pre_fspm(void)
+void mb_pre_fspm(FSP_M_CONFIG *mcfg)
{
size_t base_num_gpios;
const struct soc_amd_gpio *base_gpios;
diff --git a/src/soc/amd/sabrina/fsp_m_params.c b/src/soc/amd/sabrina/fsp_m_params.c
index 1a2f23bd5171..70ebc7772a95 100644
--- a/src/soc/amd/sabrina/fsp_m_params.c
+++ b/src/soc/amd/sabrina/fsp_m_params.c
@@ -16,7 +16,7 @@
#include <vendorcode/amd/fsp/sabrina/FspUsb.h>
#include "chip.h"
-__weak void mb_pre_fspm(void)
+__weak void mb_pre_fspm(FSP_M_CONFIG *mcfg)
{
}
@@ -156,5 +156,5 @@ void platform_fsp_memory_init_params_cb(FSPM_UPD *mupd, uint32_t version)
fsp_fill_pcie_ddi_descriptors(mcfg);
fsp_assign_ioapic_upds(mcfg);
- mb_pre_fspm();
+ mb_pre_fspm(mcfg);
}
diff --git a/src/soc/amd/sabrina/include/soc/platform_descriptors.h b/src/soc/amd/sabrina/include/soc/platform_descriptors.h
index c8e0fd048606..faa81e755533 100644
--- a/src/soc/amd/sabrina/include/soc/platform_descriptors.h
+++ b/src/soc/amd/sabrina/include/soc/platform_descriptors.h
@@ -14,6 +14,6 @@ void mainboard_get_dxio_ddi_descriptors(
const fsp_dxio_descriptor **dxio_descs, size_t *dxio_num,
const fsp_ddi_descriptor **ddi_descs, size_t *ddi_num);
-void mb_pre_fspm(void);
+void mb_pre_fspm(FSP_M_CONFIG *mcfg);
#endif /* AMD_SABRINA_PLATFORM_DESCRIPTORS_H */