summaryrefslogtreecommitdiffstats
path: root/src/include/cpu/intel
diff options
context:
space:
mode:
Diffstat (limited to 'src/include/cpu/intel')
-rw-r--r--src/include/cpu/intel/em64t100_save_state.h1
-rw-r--r--src/include/cpu/intel/em64t101_save_state.h1
-rw-r--r--src/include/cpu/intel/fsb.h1
-rw-r--r--src/include/cpu/intel/l2_cache.h1
-rw-r--r--src/include/cpu/intel/microcode.h1
-rw-r--r--src/include/cpu/intel/smm_reloc.h1
-rw-r--r--src/include/cpu/intel/speedstep.h1
-rw-r--r--src/include/cpu/intel/turbo.h1
8 files changed, 0 insertions, 8 deletions
diff --git a/src/include/cpu/intel/em64t100_save_state.h b/src/include/cpu/intel/em64t100_save_state.h
index 4288ded3170b..8596ce519d75 100644
--- a/src/include/cpu/intel/em64t100_save_state.h
+++ b/src/include/cpu/intel/em64t100_save_state.h
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#ifndef __EM64T100_SAVE_STATE_H__
#define __EM64T100_SAVE_STATE_H__
diff --git a/src/include/cpu/intel/em64t101_save_state.h b/src/include/cpu/intel/em64t101_save_state.h
index d0b7d251f731..2e4e0d574840 100644
--- a/src/include/cpu/intel/em64t101_save_state.h
+++ b/src/include/cpu/intel/em64t101_save_state.h
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#ifndef __EM64T101_SAVE_STATE_H__
#define __EM64T101_SAVE_STATE_H__
diff --git a/src/include/cpu/intel/fsb.h b/src/include/cpu/intel/fsb.h
index d8476e424c2f..a1f1eecac089 100644
--- a/src/include/cpu/intel/fsb.h
+++ b/src/include/cpu/intel/fsb.h
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#ifndef CPU_INTEL_FSB_H
#define CPU_INTEL_FSB_H
diff --git a/src/include/cpu/intel/l2_cache.h b/src/include/cpu/intel/l2_cache.h
index 8322a86f853f..1c33c2489552 100644
--- a/src/include/cpu/intel/l2_cache.h
+++ b/src/include/cpu/intel/l2_cache.h
@@ -1,4 +1,3 @@
-/* This file is part of the coreboot project. */
/* SPDX-License-Identifier: GPL-2.0-or-later */
/* The L2 cache definitions here only apply to SECC/SECC2 P6 family CPUs
diff --git a/src/include/cpu/intel/microcode.h b/src/include/cpu/intel/microcode.h
index bdd0b46d518b..f1a86012583f 100644
--- a/src/include/cpu/intel/microcode.h
+++ b/src/include/cpu/intel/microcode.h
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#ifndef __CPU__INTEL__MICROCODE__
#define __CPU__INTEL__MICROCODE__
diff --git a/src/include/cpu/intel/smm_reloc.h b/src/include/cpu/intel/smm_reloc.h
index 26f4bbe64b51..4e9c1814ef5d 100644
--- a/src/include/cpu/intel/smm_reloc.h
+++ b/src/include/cpu/intel/smm_reloc.h
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#ifndef __INTEL_SMM_RELOC_H__
#define __INTEL_SMM_RELOC_H__
diff --git a/src/include/cpu/intel/speedstep.h b/src/include/cpu/intel/speedstep.h
index 58566389dafa..d66b8e2a7e01 100644
--- a/src/include/cpu/intel/speedstep.h
+++ b/src/include/cpu/intel/speedstep.h
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#ifndef CPU_INTEL_SPEEDSTEP_H
#define CPU_INTEL_SPEEDSTEP_H
diff --git a/src/include/cpu/intel/turbo.h b/src/include/cpu/intel/turbo.h
index 2933b37ddef1..2eafb06e4529 100644
--- a/src/include/cpu/intel/turbo.h
+++ b/src/include/cpu/intel/turbo.h
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#ifndef _CPU_INTEL_TURBO_H
#define _CPU_INTEL_TURBO_H