summaryrefslogtreecommitdiffstats
path: root/src/mainboard/siemens
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/siemens')
-rw-r--r--src/mainboard/siemens/mc_apl1/variants/mc_apl1/devicetree.cb2
-rw-r--r--src/mainboard/siemens/mc_apl1/variants/mc_apl2/devicetree.cb2
-rw-r--r--src/mainboard/siemens/mc_apl1/variants/mc_apl3/devicetree.cb2
-rw-r--r--src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb2
-rw-r--r--src/mainboard/siemens/mc_apl1/variants/mc_apl5/devicetree.cb2
-rw-r--r--src/mainboard/siemens/mc_apl1/variants/mc_apl6/devicetree.cb2
-rw-r--r--src/mainboard/siemens/mc_apl1/variants/mc_apl7/devicetree.cb2
7 files changed, 0 insertions, 14 deletions
diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl1/devicetree.cb b/src/mainboard/siemens/mc_apl1/variants/mc_apl1/devicetree.cb
index dad319e9ff99..a08f053d8c58 100644
--- a/src/mainboard/siemens/mc_apl1/variants/mc_apl1/devicetree.cb
+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl1/devicetree.cb
@@ -1,7 +1,5 @@
chip soc/intel/apollolake
- device cpu_cluster 0 on end
-
register "sci_irq" = "SCIS_IRQ10"
# EMMC TX DATA Delay 1
diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl2/devicetree.cb b/src/mainboard/siemens/mc_apl1/variants/mc_apl2/devicetree.cb
index b728438ed862..b515170ad03c 100644
--- a/src/mainboard/siemens/mc_apl1/variants/mc_apl2/devicetree.cb
+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl2/devicetree.cb
@@ -1,7 +1,5 @@
chip soc/intel/apollolake
- device cpu_cluster 0 on end
-
register "sci_irq" = "SCIS_IRQ10"
# EMMC TX DATA Delay 1
diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl3/devicetree.cb b/src/mainboard/siemens/mc_apl1/variants/mc_apl3/devicetree.cb
index 4fae59e38f96..56d93aa30ded 100644
--- a/src/mainboard/siemens/mc_apl1/variants/mc_apl3/devicetree.cb
+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl3/devicetree.cb
@@ -1,7 +1,5 @@
chip soc/intel/apollolake
- device cpu_cluster 0 on end
-
register "sci_irq" = "SCIS_IRQ10"
# EMMC TX DATA Delay 1
diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb b/src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb
index 586d65e43430..1c5f7970ef09 100644
--- a/src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb
+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb
@@ -1,7 +1,5 @@
chip soc/intel/apollolake
- device cpu_cluster 0 on end
-
register "sci_irq" = "SCIS_IRQ10"
# EMMC TX DATA Delay 1
diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl5/devicetree.cb b/src/mainboard/siemens/mc_apl1/variants/mc_apl5/devicetree.cb
index 40739df913f5..92bba650478c 100644
--- a/src/mainboard/siemens/mc_apl1/variants/mc_apl5/devicetree.cb
+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl5/devicetree.cb
@@ -1,7 +1,5 @@
chip soc/intel/apollolake
- device cpu_cluster 0 on end
-
register "sci_irq" = "SCIS_IRQ10"
# EMMC TX DATA Delay 1
diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl6/devicetree.cb b/src/mainboard/siemens/mc_apl1/variants/mc_apl6/devicetree.cb
index c48eb5a030c4..8223f68babca 100644
--- a/src/mainboard/siemens/mc_apl1/variants/mc_apl6/devicetree.cb
+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl6/devicetree.cb
@@ -1,7 +1,5 @@
chip soc/intel/apollolake
- device cpu_cluster 0 on end
-
register "sci_irq" = "SCIS_IRQ10"
# 0:HS400(Default), 1:HS200, 2:DDR50
diff --git a/src/mainboard/siemens/mc_apl1/variants/mc_apl7/devicetree.cb b/src/mainboard/siemens/mc_apl1/variants/mc_apl7/devicetree.cb
index ce716a0c8341..0a080c3a63a8 100644
--- a/src/mainboard/siemens/mc_apl1/variants/mc_apl7/devicetree.cb
+++ b/src/mainboard/siemens/mc_apl1/variants/mc_apl7/devicetree.cb
@@ -1,7 +1,5 @@
chip soc/intel/apollolake
- device cpu_cluster 0 on end
-
register "sci_irq" = "SCIS_IRQ10"
# EMMC TX DATA Delay 1