summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/tigerlake/bootblock
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/tigerlake/bootblock')
-rw-r--r--src/soc/intel/tigerlake/bootblock/bootblock.c1
-rw-r--r--src/soc/intel/tigerlake/bootblock/cpu.c1
-rw-r--r--src/soc/intel/tigerlake/bootblock/pch.c1
-rw-r--r--src/soc/intel/tigerlake/bootblock/report_platform.c1
4 files changed, 0 insertions, 4 deletions
diff --git a/src/soc/intel/tigerlake/bootblock/bootblock.c b/src/soc/intel/tigerlake/bootblock/bootblock.c
index 6bf1e131d699..ce71cdde896d 100644
--- a/src/soc/intel/tigerlake/bootblock/bootblock.c
+++ b/src/soc/intel/tigerlake/bootblock/bootblock.c
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#include <bootblock_common.h>
#include <intelblocks/gspi.h>
diff --git a/src/soc/intel/tigerlake/bootblock/cpu.c b/src/soc/intel/tigerlake/bootblock/cpu.c
index 087c1649cd6c..ed9381c2f37c 100644
--- a/src/soc/intel/tigerlake/bootblock/cpu.c
+++ b/src/soc/intel/tigerlake/bootblock/cpu.c
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
/*
* This file is created based on Intel Tiger Lake Processor PCH Datasheet
diff --git a/src/soc/intel/tigerlake/bootblock/pch.c b/src/soc/intel/tigerlake/bootblock/pch.c
index a3f38c27a8fc..e9b11767aec1 100644
--- a/src/soc/intel/tigerlake/bootblock/pch.c
+++ b/src/soc/intel/tigerlake/bootblock/pch.c
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
/*
* This file is created based on Intel Tiger Lake Processor PCH Datasheet
diff --git a/src/soc/intel/tigerlake/bootblock/report_platform.c b/src/soc/intel/tigerlake/bootblock/report_platform.c
index 99c695d41985..d6d9f362e141 100644
--- a/src/soc/intel/tigerlake/bootblock/report_platform.c
+++ b/src/soc/intel/tigerlake/bootblock/report_platform.c
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
/*
* This file is created based on Intel Tiger Lake Platform Stepping and IDs