| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | include/memlayout.h: Add OPENSBI linker macro | Maximilian Brune | 2024-01-18 | 1 | -0/+5 |
| * | treewide: Remove "this file is part of" lines | Patrick Georgi | 2020-05-11 | 1 | -1/+0 |
| * | src/arch/riscv: Convert to SPDX license header | Patrick Georgi | 2020-03-06 | 1 | -14/+2 |
| * | arch/non-x86: Use ENV_ROMSTAGE_OR_BEFORE | Kyösti Mälkki | 2019-08-26 | 1 | -1/+1 |
| * | riscv: separately define stack locations at different stages | Xiang Wang | 2018-09-02 | 1 | -0/+14 |
| * | RISC-V boards: Remove PAGETABLES section from memlayout.ld | Jonathan Neuschäfer | 2018-04-27 | 1 | -1/+0 |
| * | RISCV: Clean up the common architectural code | Ronald G. Minnich | 2016-10-24 | 1 | -2/+2 |
| * | tree: drop last paragraph of GPL copyright header | Patrick Georgi | 2015-10-31 | 1 | -4/+0 |
| * | Remove empty lines at end of file | Elyes HAOUAS | 2015-06-08 | 1 | -1/+0 |
| * | Remove address from GPLv2 headers | Patrick Georgi | 2015-05-21 | 1 | -1/+1 |
| * | New mechanism to define SRAM/memory map with automatic bounds checking | Julius Werner | 2015-04-06 | 1 | -0/+31 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |