summaryrefslogtreecommitdiffstats
path: root/src/arch/riscv/tables.c
Commit message (Expand)AuthorAgeFilesLines
* symbols: Change implementation details of DECLARE_OPTIONAL_REGION()Julius Werner2020-08-271-2/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* src/arch/riscv: Convert to SPDX license headerPatrick Georgi2020-03-061-16/+2
* riscv: add support for OpenSBIXiang Wang2019-08-031-0/+6
* lib: add common write_tables() implementationAaron Durbin2016-04-211-34/+0
* lib/coreboot_table: add architecture hooks for adding tablesAaron Durbin2016-04-211-0/+4
* lib/bootmem: allow architecture specific bootmem rangesAaron Durbin2016-04-211-0/+5
* arch: only print cbmem entries in one placeAaron Durbin2016-04-211-3/+0
* arch: use Kconfig variable for coreboot table sizeAaron Durbin2016-04-211-1/+1
* arch/riscv/tables: remove confusion over write_tables()Aaron Durbin2016-04-211-10/+2
* lib/coreboot_table: add function to allow arch code to add recordsAaron Durbin2016-02-191-0/+4
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* CBMEM: Implement cbmem_run_init_hooks() stubKyösti Mälkki2015-01-271-8/+0
* UCB RISCV: Switch to DYNAMIC_CBMEMKyösti Mälkki2014-12-091-20/+0
* Add UCB RISCV support for architecture, soc, and emulation mainboard..Ronald G. Minnich2014-12-011-0/+96
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 16:34:10 +0000