summaryrefslogtreecommitdiffstats
path: root/src/cpu/intel/model_206ax/Makefile.inc
Commit message (Expand)AuthorAgeFilesLines
* nb/intel/sandybridge: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-181-1/+5
* cpu/intel/common: Move intel_ht_sibling() to common folderPatrick Rudolph2019-10-011-1/+0
* cpu/intel: Use CPU_INTEL_COMMON_TIMEBASEKyösti Mälkki2019-09-241-5/+0
* intel/nehalem,sandybridge: Move stage_cache support functionKyösti Mälkki2019-08-071-4/+0
* arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki2019-07-091-3/+3
* Use 3rdparty/intel-microcodeArthur Heymans2019-07-011-2/+2
* security/vboot: Add measured boot modePhilipp Deppenwiese2019-02-251-0/+1
* cpu/intel/model_206ax: Remove the notion of socketsArthur Heymans2019-01-241-0/+8
* intel/sandybridge: Don't hardcode platform typePatrick Rudolph2018-07-281-0/+4
* cpu/intel/model_206ax: Switch to POSTCAR_STAGEArthur Heymans2018-06-051-4/+1
* cpu/intel/car/non-evict: Prepare for some POSTCAR_STAGE supportArthur Heymans2018-06-051-0/+6
* cpu/intel/sandybridge: Put stage cache into TSEGArthur Heymans2018-04-101-0/+3
* cpu/intel/model_206ax: Use tsc monotonic timerPatrick Rudolph2017-06-091-0/+4
* cpu/intel/common: Add/Use common function to set virtualizationMatt DeVillier2016-12-271-0/+1
* intel/model_206ax: Prepare for dynamic CONFIG_RAMTOPKyösti Mälkki2016-06-221-0/+1
* cpu: microcode: Use microcode stored in binary formatAlexandru Gagniuc2015-09-301-1/+2
* x86: remove cpu_incs as romstage Make variableAaron Durbin2015-09-041-1/+1
* Create i945-ivy smm tseg init based on ivy code.Vladimir Serbinenko2015-06-091-2/+1
* Migrate 206ax to SMM_MODULESVladimir Serbinenko2015-05-281-0/+2
* ACPI: Remove CONFIG_GENERATE_ACPI_TABLESVladimir Serbinenko2014-10-161-1/+1
* Get rid of drivers classPatrick Georgi2012-11-271-1/+1
* buildsystem: Make CPU microcode updating more configurableAlexandru Gagniuc2012-09-051-0/+2
* Add support for Intel Sandybridge CPUStefan Reinauer2012-04-051-0/+8