summaryrefslogtreecommitdiffstats
path: root/src/cpu/intel/model_6fx/model_6fx_init.c
Commit message (Expand)AuthorAgeFilesLines
* arch/x86/include/cpu: introduce CPU_TABLE_END CPU table terminatorFelix Held2023-02-091-1/+1
* arch/x86/cpu: introduce and use device_match_maskFelix Held2023-02-081-9/+10
* cpu: Get rid of unnecessary blank line {before,after} barceElyes HAOUAS2022-07-171-1/+0
* cpu/x86/lapic: Move LAPIC configuration to MP initKyösti Mälkki2022-02-051-4/+0
* src/cpu: drop CPU_X86_CACHE_HELPER and x86_enable_cache wrapper functionFelix Held2021-10-261-1/+1
* cpu/intel: Remove Core 2 Duo E8200 CPUID from model_6fxAngel Pons2020-08-111-1/+0
* src: Remove unused 'include <cpu/intel/common/common.h>Elyes HAOUAS2020-07-261-1/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* src/cpu: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-041-13/+2
* AUTHORS: Move src/cpu/intel copyrights into AUTHORS fileMartin Roth2019-09-101-2/+0
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-201-1/+0
* cpu/intel: Configure IA32_FEATURE_CONTROL for alternative SMRRArthur Heymans2019-01-241-3/+0
* nb/intel/x4x: Use parallel MP initArthur Heymans2019-01-231-17/+0
* nb/intel/gm45: Use parallel MP initArthur Heymans2019-01-231-4/+8
* cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()Matt DeVillier2018-12-201-1/+1
* src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS2018-10-111-1/+0
* src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS2018-10-051-2/+2
* intel: Replace msr(0x198) with msr(IA32_PERF_STATUS)Elyes HAOUAS2017-11-301-1/+1
* Constify struct cpu_device_id instancesJonathan Neuschäfer2017-11-231-1/+1
* cpu/intel: Wrap lines at 80 columnsLee Leahy2017-03-161-2/+4
* cpu/intel: Fix the spacing issuesLee Leahy2017-03-161-2/+2
* cpu/intel: Indent with tabsLee Leahy2017-03-161-1/+1
* cpu/intel/model_6{e,f}x: Unify init filesPaul Menzel2017-03-091-6/+5
* cpu/intel/model_6fx: Add Conroe-L to cpu_device_id listArthur Heymans2017-01-101-0/+1
* cpu/intel/common: Add/Use common function to set virtualizationMatt DeVillier2016-12-271-34/+3
* src/cpu: Improve code formattingElyes HAOUAS2016-09-041-1/+1
* src/cpu: Capitalize CPU, APIC and IOAPIC typo fixElyes HAOUAS2016-08-231-1/+1
* src/cpu: Capitalize CPUElyes HAOUAS2016-07-311-2/+2
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-2/+1
* {arch,cpu,drivers,ec}: Don't hide pointers behind typedefsEdward O'Callaghan2014-10-271-1/+1
* cpu: Trivial - drop trailing blank lines at EOFEdward O'Callaghan2014-07-081-1/+0
* PCI: Drop includes under cpuKyösti Mälkki2014-02-121-1/+0
* cpu/intel: Make all Intel CPUs load microcode from CBFSAlexandru Gagniuc2014-01-161-28/+1
* usbdebug: Drop old includesKyösti Mälkki2013-07-111-1/+0
* usbdebug: Drop temporary disables of log outputKyösti Mälkki2013-06-141-15/+0
* Intel: Update CPU microcode for 6fx CPUsStefan Reinauer2013-03-211-17/+19
* speedstep: Deduplicate some MSR identifiersPatrick Georgi2013-02-091-8/+4
* Merge cpu/intel/acpi.h into cpu/intel/speedstep.hNico Huber2012-11-011-1/+0
* Revert "Use broadcast SIPI to startup siblings"Sven Schnelle2012-07-311-0/+3
* Use broadcast SIPI to startup siblingsSven Schnelle2012-07-021-3/+0
* Enable Intel PECI on Model 6fx CPUsSven Schnelle2012-06-191-0/+8
* MTRR: get physical address size from CPUIDSven Schnelle2012-01-101-1/+1
* Crank up CPU speed on Intel Core and Core2 CPUsPatrick Georgi2011-09-091-0/+14
* factor out cpu power management base into a separate file. And fix a bug inStefan Reinauer2010-12-111-9/+1
* Remove some duplicate #include files (trivial).Uwe Hermann2010-10-071-1/+0
* Factor out fill_processor_name() and strcpy() functions.Uwe Hermann2010-09-291-32/+1
* also rename the config option.Stefan Reinauer2010-05-251-3/+3
* Long ago we agreed on kicking the _direct appendix because everything inStefan Reinauer2010-05-251-1/+1
* Since some people disapprove of white space cleanups mixed in regular commitsStefan Reinauer2010-04-271-5/+5