index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
drivers
/
intel
/
fsp1_1
/
cache_as_ram.S
Commit message (
Expand
)
Author
Age
Files
Lines
*
x86: Add .data section support for pre-memory stages
Jeremy Compostella
2023-09-14
1
-0
/
+3
*
commonlib/console/post_code.h: Change post code prefix to POSTCODE
lilacious
2023-06-23
1
-3
/
+3
*
src: Move POST_BOOTBLOCK_CAR to common postcodes and use it
Martin Roth
2023-02-07
1
-3
/
+1
*
drivers/fsp: Rewrite post code hex values in lowercase
Sean Rhodes
2021-11-18
1
-1
/
+1
*
arch/x86: Move prologue to .init section
Kyösti Mälkki
2021-01-07
1
-0
/
+2
*
drivers/intel/fsp1_1/cache_as_ram.S: Correct comment
Frans Hendriks
2020-12-10
1
-1
/
+1
*
drivers/intel/fsp1_1: Add function to report FSP-T output
Frans Hendriks
2020-11-22
1
-0
/
+13
*
src/drivers/intel/fsp1_1/cache_as_ram.S: Clear _bss area only
Frans Hendriks
2020-11-22
1
-6
/
+5
*
drivers/intel/fsp1_1/cache_as_ram.S: Use _car_stack area for stack
Frans Hendriks
2020-11-20
1
-1
/
+1
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/drivers: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-06
1
-12
/
+2
*
drivers/intel/fsp1_1: Fake microcode update to make FSP happy
Arthur Heymans
2019-11-10
1
-2
/
+21
*
soc/intel/braswell: Update microcode before FSP
Arthur Heymans
2019-11-10
1
-0
/
+41
*
AUTHORS: Move src/drivers/[a*-i*] copyrights into AUTHORS file
Martin Roth
2019-10-22
1
-6
/
+0
*
{drivers,soc/intel/braswell}: Implement C_ENVIRONMENT_BOOTBLOCK support
Frans Hendriks
2019-06-12
1
-0
/
+214