summaryrefslogtreecommitdiffstats
path: root/src/mainboard/siemens
Commit message (Expand)AuthorAgeFilesLines
* mb/siemens/mc_apl3: Enable LPSS UART 1Mario Scheithauer2019-07-121-2/+3
* mb/siemens/{baseboard,mc_apl3,mc_apl4,mc_apl5}: Fix GPIO_168Mario Scheithauer2019-07-114-4/+4
* mb/siemens/{mc_apl1,...,mc_apl5}: Reduce eMMC bus speed modeMario Scheithauer2019-07-115-5/+5
* intel/fsp_broadwell_de: Remove redundant TSC_MONOTONIC_TIMERKyösti Mälkki2019-07-081-1/+0
* intel/fsp_baytrail: Move TSC_MONOTONIC_TIMERKyösti Mälkki2019-07-081-1/+0
* siemens/mc_apl5: Change PTN interface settingsMario Scheithauer2019-06-211-1/+2
* siemens/mc_apl5: Enable TPM supportMario Scheithauer2019-06-213-2/+9
* siemens/mc_apl5: Add own GPIO tableMario Scheithauer2019-06-062-0/+420
* src/mainboard: Add missing 'include <types.h>'Elyes HAOUAS2019-05-299-0/+9
* mb/siemens/mc_apl2: Limit SD-Card speed to DDR50Werner Zeh2019-05-061-0/+20
* mb/siemens/mc_apl4: Remove usage of external RTCWerner Zeh2019-04-152-16/+1
* mb/siemens/mc_apl1: Enable HDA in devicetree for all mainboard variantsWerner Zeh2019-04-155-5/+5
* siemens/mc_apl5: Remove reduced clock rate for I2C0Mario Scheithauer2019-04-081-12/+0
* src: Use include <delay.h> when appropriateElyes HAOUAS2019-04-062-1/+2
* siemens/mc_apl4: Provide CLK on APL Pin PMU_SUSCLKUwe Poeche2019-04-041-1/+2
* mb/siemens/mc_apl1: use comment in Kconfig.nameThomas Heijligen2019-03-211-0/+2
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-201-1/+0
* src: Drop unused 'include <romstage_handoff.h>'Elyes HAOUAS2019-03-181-1/+0
* mb/mc_apl1/variants/mc_apl5: Drop unused '#include <lib.h>'Elyes HAOUAS2019-03-151-1/+0
* src: Drop unused 'include <arch/acpigen.h>'Elyes HAOUAS2019-03-121-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-082-2/+2
* src: Drop unused include <timestamp.h>Elyes HAOUAS2019-03-071-1/+0
* src: Drop unused include <arch/acpi.h>Elyes HAOUAS2019-03-062-2/+0
* mb/siemens/{mc_apl1,mc_tcu3}: Fix typo on "Display"Elyes HAOUAS2019-03-064-4/+4
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-042-1/+2
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-042-2/+0
* arch/io.h: Add missing includesKyösti Mälkki2019-03-041-0/+1
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* mb/siemens/mc_bdx1: Enable TPM2 on LPCWerner Zeh2019-03-012-1/+7
* siemens/mc_apl4: Enable HW SPI TPM on mainboard mc_apl4Uwe Poeche2019-02-132-1/+8
* siemens/mc_apl2: Remove double entry from devicetreeMario Scheithauer2019-02-131-1/+0
* mb/siemens/mc_apl1: Enable VTD for mc_apl2 and mc_apl5Werner Zeh2019-02-052-0/+6
* siemens/mc_apl2: Change SERIRQ modeMario Scheithauer2019-01-301-1/+0
* siemens/mc_apl2: Correct whitespace of devicetreeMario Scheithauer2019-01-301-10/+10
* siemens/mc_apl2: Activate TPM supportMario Scheithauer2019-01-303-2/+10
* siemens/mc_apl4: Change UART_FOR_CONSOLE indexMario Scheithauer2019-01-161-0/+3
* siemens/mc_apl1: Use INTEL_LPSS_UART_FOR_CONSOLEMario Scheithauer2019-01-111-0/+4
* device: Use pcidev_on_root()Kyösti Mälkki2019-01-061-2/+2
* arch/x86: Drop spurious arch/stages.h includesKyösti Mälkki2018-12-281-1/+0
* mainboard: Remove useless include <device/pci_ids.h>Elyes HAOUAS2018-12-191-1/+0
* siemens/mc_apl4: Enable RTC RX6110SA on this mainboardUwe Poeche2018-12-172-1/+16
* siemens/mc_apl4: Enable LVDS Display on mc_apl4Uwe Poeche2018-12-174-0/+299
* siemens/mc_apl4: Add GPIO configurationUwe Poeche2018-12-172-0/+392
* cpu/intel/common: Use a common acpi/cpu.asl fileArthur Heymans2018-11-302-2/+2
* siemens/mc_apl5: Disable PCI clock outputs on XIO bridgesMario Scheithauer2018-11-291-5/+16
* siemens/mc_apl5: Set bus master bit for on-board PCI deviceMario Scheithauer2018-11-291-0/+10
* siemens/mc_apl5: Enable SDCARDMario Scheithauer2018-11-291-1/+1
* mb/*/*/Kconfig: Remove useless commentElyes HAOUAS2018-11-281-1/+1
* siemens/mc_apl5: Adjust the settings for the PCIe root portsMario Scheithauer2018-11-271-12/+12
* siemens/mc_apl1/variants/mc_apl*: Remove unneeded PTN readMario Scheithauer2018-11-262-12/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-17 01:18:04 +0000