index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
gm45
/
raminit_receive_enable_calibration.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
nb/intel/gm45: Add remaining raminit code to support DDR2
Nico Huber
2023-01-26
1
-4
/
+7
*
nb/intel/gm45: Enable 64bit support
Arthur Heymans
2022-05-13
1
-1
/
+1
*
nb/intel/gm45: Guard even more macro parameters
Angel Pons
2021-05-16
1
-6
/
+6
*
nb/intel/gm45: Use new fixed BAR accessors
Angel Pons
2021-04-10
1
-15
/
+14
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/northbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-05
1
-13
/
+2
*
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-03-17
1
-2
/
+0
*
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-04
1
-1
/
+1
*
nb/intel/gm45: Fix raminit with mixed raw card types
Tristan Corrick
2017-05-11
1
-1
/
+1
*
nb/intel/gm45: Fix some errors/warnings given by checkpatch
Tristan Corrick
2017-05-11
1
-4
/
+7
*
nb/intel/gm45: Hide some output behind DEBUG_RAM_SETUP
Nico Huber
2017-04-19
1
-2
/
+2
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2015-02-15
1
-1
/
+1
*
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-03-01
1
-1
/
+1
*
intel/gm45: new northbridge
Patrick Georgi
2012-11-27
1
-0
/
+308