| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | nb/intel/ironlake/raminit_heci.c: Move to southbridge scope | Angel Pons | 2022-02-15 | 1 | -2/+0 |
| * | nb/intel/ironlake: Decouple `setup_heci_uma()` from northbridge | Angel Pons | 2022-02-15 | 1 | -1/+1 |
| * | nb/intel/ironlake/raminit_heci.c: Turn into compilation unit | Angel Pons | 2022-02-15 | 1 | -0/+2 |
| * | nb/intel/ironlake: Rewrite early QPI init | Angel Pons | 2021-02-24 | 1 | -1/+1 |
| * | nb/intel/ironlake: Relocate early QuickPath init | Angel Pons | 2021-02-24 | 1 | -0/+1 |
| * | nb/intel/ironlake: Split out some QuickPath init code | Angel Pons | 2021-02-24 | 1 | -0/+90 |
| * | treewide: Remove "this file is part of" lines | Patrick Georgi | 2020-05-11 | 1 | -1/+0 |
| * | src/northbridge: Use SPDX for GPL-2.0-only files | Angel Pons | 2020-04-05 | 1 | -13/+2 |
| * | src (minus soc and mainboard): Remove copyright notices | Patrick Georgi | 2020-03-17 | 1 | -1/+0 |
| * | nb/intel/nehalem: Rename to ironlake | Angel Pons | 2020-03-15 | 1 | -0/+31 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |