summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne
Commit message (Expand)AuthorAgeFilesLines
* treewide: Remove unused <cpu/amd/msr.h>Elyes Haouas2023-01-091-1/+0
* soc/amd: Remove dummy SOC_SPECIFIC_OPTIONSElyes Haouas2023-01-091-7/+4
* soc/amd/cezanne/psp_verstage/Makefile.inc: Remove path to non-existent direct...Elyes Haouas2023-01-031-1/+0
* tree/acpi: Replace constant "Zero" with actual numberFelix Singer2022-12-271-1/+1
* src/soc: Remove unneeded <assert.h>Elyes Haouas2022-12-201-1/+0
* soc/amd/*/config: drop invalid commentFelix Held2022-12-141-1/+0
* vc/amd/fsp/cezanne/FspmUpd: don't use pointers for usb_phy configurationFelix Held2022-12-081-2/+9
* sb,soc/amd: Remove unused southbridge_io_trap_handler()Kyösti Mälkki2022-12-061-5/+0
* ACPI: Use common code for MADT LAPIC NMIsKyösti Mälkki2022-11-251-7/+1
* soc/amd: Define post codesMartin Roth2022-11-241-1/+2
* soc/amd/*/fsp_m_params: rework local USB PHY table updateFelix Held2022-11-231-3/+3
* soc/amd/*/Makefile: fix readelf parameters to get bootblock sizeFelix Held2022-11-231-2/+2
* soc/amd: Use ioapic helper functionsKyösti Mälkki2022-11-172-5/+4
* soc/amd/*/root_complex: use FSP HOB iterator functionsFelix Held2022-11-141-9/+3
* arch/x86/Kconfig: Move AMD stages arch to common codeArthur Heymans2022-11-141-7/+0
* soc/amd/root_complex: don't skip reporting IOAPIC resource in !hob caseFelix Held2022-11-111-6/+6
* soc/amd/*/data_fabric: Use common device opsFred Reitberger2022-11-043-57/+8
* soc/amd/*/data_fabric: Move register offsets to socFred Reitberger2022-11-041-2/+9
* soc/amd: Specify memory types supported by each chipMartin Roth2022-11-041-0/+5
* soc/amd/cezanne/data_fabric: Add register bitslice structFred Reitberger2022-11-031-0/+27
* soc/amd/*/data_fabric: move data_fabric_set_mmio_np to commonFred Reitberger2022-11-033-95/+1
* soc/amd: Include <cpu/cpu.h> instead of <arch/cpu.h>Elyes Haouas2022-11-031-1/+1
* soc/amd/*/acpi/mmio.asl,sb_fch.asl: hide AAHB deviceFelix Held2022-10-291-5/+1
* soc/amd/cezanne/Kconfig: Enable APOB_HASHFred Reitberger2022-10-281-0/+1
* soc/amd/cezanne: Update GPP clk req code to use ARRAY_SIZERobert Zieba2022-10-261-1/+2
* soc/amd/cezanne: Factor out common GPP clk req codeRobert Zieba2022-10-263-94/+4
* soc/amd: Add amdfw.rom in coreboot.preKarthikeyan Ramasubramanian2022-10-261-5/+0
* soc/amd/*/i2c.h: Make definition more accurateFred Reitberger2022-10-221-1/+2
* soc/amd/*/smi.h: Use BIT() for clarityFred Reitberger2022-10-211-10/+10
* soc/amd/*/uart: cleanup includesFelix Held2022-10-211-2/+0
* soc/amd/*/uart: commonize UART code and MMIO device driverFelix Held2022-10-202-96/+3
* soc/amd: move set_uart_config prototype to common UART headerFelix Held2022-10-202-1/+1
* soc/amd: move all AOAC function prototypes to amdblocks/aoac.hFelix Held2022-10-202-3/+1
* soc/amd/cezanne/uart: introduce and use soc_get_uart_ctrlr_infoFelix Held2022-10-201-11/+30
* soc/amd/*/uart: add missing soc/iomap.h includeFelix Held2022-10-201-0/+1
* soc/amd: introduce and use common soc_uart_ctrlr_info structFelix Held2022-10-201-6/+1
* soc/amd/cezanne/uart: separate data and codeFelix Held2022-10-201-19/+33
* soc/amd: factor out writing extended PM registers in FADTFelix Held2022-10-181-28/+2
* soc/amd/*/i2c: Move reset_i2c_peripherals to i2c.cFred Reitberger2022-10-183-18/+20
* soc/amd: factor out common noncar bootblockFelix Held2022-10-172-51/+0
* soc/amd/*/smihandler: Make fch_apmc_smi_handler commonFred Reitberger2022-10-171-28/+0
* treewide: Use 'fadt->x_pm1a_evt_blk.addrl = fadt->pm1a_evt_blk'Felix Held2022-10-151-1/+1
* soc/amd/*: Hook up IOMMU ops in devicetreeArthur Heymans2022-10-141-1/+1
* soc/amd/*: Hook up LPC ops in devicetreeArthur Heymans2022-10-141-1/+1
* soc/amd/*: Hook up SMBus ops to devicetreeArthur Heymans2022-10-141-1/+1
* soc/amd: factor out common eMMC codeFelix Held2022-10-144-25/+2
* soc/amd/*: Hook up GPU ops in devicetreeArthur Heymans2022-10-131-1/+1
* soc/amd/*: Hook up GPP bridges ops to devicetreeArthur Heymans2022-10-131-7/+10
* soc/amd/acp: Hook up ops in devicetreeArthur Heymans2022-10-131-1/+1
* soc/amd/cezanne: Use devicetree ops over pci driverArthur Heymans2022-10-133-46/+11
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-26 15:19:51 +0000