summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/mendocino
Commit message (Expand)AuthorAgeFilesLines
* ACPI: Obsolete FADT p_lvl2_lat and p_lvl3_lat fieldsKyösti Mälkki2023-04-211-4/+0
* soc/amd/common/block/lpc/spi_dma: Leverage CBFS_CACHE when using SPI DMAKarthikeyan Ramasubramanian2023-04-191-1/+1
* sb,soc/amd,intel: Add and use ACPI_COMMON_MADT_LAPICKyösti Mälkki2023-04-151-3/+0
* soc/amd/mendocino: Lower log level for TDP value to DEBUGPaul Menzel2023-04-111-1/+1
* amd/mendocino/root_complex: Restrict DPTC to 15W boardsTim Van Patten2023-04-061-0/+13
* soc/amd/mendocino: Reinterpret smu_power_and_thm_limitTim Van Patten2023-04-061-1/+8
* soc/amd/*/Makefile: use all_x86 targetFelix Held2023-04-041-8/+4
* soc/amd/cezanne,glinda,mendocino,phoenix,picasso/Kconfig: use all targetFelix Held2023-04-031-5/+2
* soc/amd/common/block/cpu/Kconfig: drop FAM17H_19H suffix from TSC optionFelix Held2023-03-291-1/+1
* soc/amd/common/cpu/tsc: factor out family-specific get_pstate_core_freqFelix Held2023-03-293-44/+1
* soc/amd/mendocino: Add FSP parameter for eDP power sequence adjustmentChris.Wang2023-03-292-0/+5
* soc/amd/mendocino: Add UPD to support USB3 force to gen1 by portPatrick Huang2023-03-272-0/+16
* soc/amd: factor out common get_pstate_core_power implementationFelix Held2023-03-271-36/+0
* soc/amd: introduce and use get_pstate_core_uvolts for SVI2 and SVI3Felix Held2023-03-271-6/+3
* soc/amd: introduce and use get_uvolts_from_vid for SVI2 and SVI3Felix Held2023-03-273-11/+2
* soc/amd/*/include/msr: add version number to SERIAL_VID_* define namesFelix Held2023-03-242-4/+4
* soc/amd/mendocino: add and use missing cpu_vid_8 pstate_msr fieldFelix Held2023-03-242-2/+3
* soc/amd/*/include/msr: drop _LO part from PSTATE definition namesFelix Held2023-03-242-10/+10
* soc/amd: pass pstate_msr union to get_pstate_core_[freq,power]Felix Held2023-03-241-8/+2
* soc/amd/mendocino: Remove GPP bridge to Bus BMartin Roth2023-03-231-1/+0
* soc/amd/*/acpi: assign proper boolean values in get_pstate_core_freqFelix Held2023-03-221-3/+3
* soc/amd/mendocino: Remove 2 unused PCIe functionsMartin Roth2023-03-211-2/+0
* soc/amd/mendocino: introduce and use pstate_msr bitfield structFelix Held2023-03-202-19/+24
* soc/amd/mendocino: Consume fsp misc_data hobJason Glenesk2023-03-204-0/+74
* soc/amd/mendocino: MP2 firmware isn't needed in the RO imageMartin Roth2023-03-151-3/+8
* soc/amd: Print amdfwtool debug info if V=1Martin Roth2023-03-151-0/+1
* amdfwtool: Add HW IPCFG file whose subprog is 1Zheng Bao2023-03-101-1/+1
* soc/amd/mendocino: Set up SoC-specific XHCI definesRobert Zieba2023-03-092-0/+16
* soc/amd/mendocino: Update XHCI GPE to use constantRobert Zieba2023-03-091-3/+4
* soc/amd: factor out ACPI_SSDT_PSD_INDEPENDENT to common AMD ACPI KconfigFelix Held2023-03-081-8/+0
* soc/amd/include/msr: factor out P state MSR enable bit to cpu/amd/msr.hFelix Held2023-03-081-2/+0
* soc/amd/*/acpi: factor out common get_pstate_info implementationFelix Held2023-03-081-44/+2
* soc/amd/*/acpi: factor out common generate_cpu_entries implementationFelix Held2023-03-081-57/+2
* soc/amd/mendocino/acpi: rework C state info table handlingFelix Held2023-03-082-45/+29
* soc/amd: rename ACPI_CPU_CONTROL to ACPI_CSTATE_CONTROL for non-CAR CPUsFelix Held2023-03-061-1/+1
* soc/amd/*/acpi: drop unnecessary duty_offset/duty_width field writesFelix Held2023-03-061-2/+0
* soc/amd/*/acpi: drop unneeded pstate_cnt FADT assignmentFelix Held2023-03-061-2/+0
* soc/amd/*/acpi: drop unneeded mon_alrm FADT assignmentFelix Held2023-03-061-1/+0
* soc/amd/mendocino: Add STT support for dptc tablet modeChris Wang2023-03-042-4/+8
* soc/amd/mendocino: Remove the SPL DPTC parameterChris Wang2023-03-042-21/+3
* amdfwtool: Change .rom.efs to .rom and .rom to .rom.bodyZheng Bao2023-03-021-13/+13
* soc/amd/mendocino: Add new 'STT_ALPHA_APU' parameter for DPTC supportChris Wang2023-03-021-2/+14
* soc/amd: introduce and use PSTATE_MSR macroFelix Held2023-02-281-1/+1
* soc/amd/*/acpi: add comment about p_lvl[2,3]_lat FADT field usageFelix Held2023-02-281-0/+2
* soc/amd/mendocino: Populate type 0x63 entry with right MRC CacheKarthikeyan Ramasubramanian2023-02-272-2/+15
* soc/amd/mendocino: Generalize check for selective GOP initMatt DeVillier2023-02-232-7/+8
* soc/amd/mendocino/Kconfig: add VGA BIOS ID and file defaultsFelix Held2023-02-161-0/+10
* soc/amd/mendocino: Remove non-functional APCB checkFred Reitberger2023-02-161-1/+0
* amdfwtool: use SoC ID info instead of misleading comboable flagZheng Bao2023-02-141-1/+0
* soc/amd/mendocino: Add support for selective GOP driver initMatt DeVillier2023-02-131-0/+11
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 09:55:45 +0000