summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/picasso/chip.c
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/common/block/i2c: Move SoC agnostic parts into commonKarthikeyan Ramasubramanian2021-03-221-2/+2
* soc/amd/picasso/chip: remove unneeded functionality in soc_acpi_nameFelix Held2021-02-181-9/+0
* soc/amd/common/block/iommu: move ACPI name to common codeFelix Held2021-02-181-2/+0
* soc/amd/picasso/root_complex: provide ACPI name in PCI device_operationsFelix Held2021-02-181-2/+0
* soc/amd/common/block/smbus: move ACPI name to common codeFelix Held2021-02-181-2/+0
* soc/amd/common/block/lpc: move ACPI name to common codeFelix Held2021-02-181-2/+0
* soc/amd/picasso/chip: make soc_acpi_name staticFelix Held2021-02-181-1/+1
* soc/amd,intel: Drop s3_resume parameter on FSP-S functionsKyösti Mälkki2021-02-091-2/+1
* soc/amd/picasso/chip: add missing acpi/acpi.h includeFelix Held2021-01-301-0/+1
* soc/amd/picasso/fch: replace southbridge prefix with fchFelix Held2021-01-291-2/+2
* soc/amd/picasso/chip: use switch/case statement in enable_dev()Felix Held2021-01-271-3/+9
* soc/amd/picasso/chip.h: remove unneeded extern pci_domain_opsFelix Held2020-12-061-1/+1
* soc/amd/picasso: Delete partially implemented usb implementationRaul E Rangel2020-07-101-31/+0
* soc/amd/picasso: Add driver for handling PCIE GPP bridgesFurquan Shaikh2020-07-101-36/+0
* Revert "soc/amd/picasso: Reconfigure SPI speeds after FSP-S has run"Furquan Shaikh2020-06-171-8/+0
* soc/amd/picasso: Reconfigure SPI speeds after FSP-S has runFurquan Shaikh2020-06-121-0/+8
* soc/amd/picasso: Add device operations for UART MMIO devicesFurquan Shaikh2020-06-061-0/+8
* soc/amd/picasso: Remove call to setup_bsp_ramtopRaul E Rangel2020-06-061-2/+0
* soc/amd/picasso: Add set_mmio_dev_ops() to set ops for MMIO devicesFurquan Shaikh2020-06-051-3/+13
* soc/amd: Use mp_cpu_bus_init()Kyösti Mälkki2020-06-031-1/+1
* soc/amd/picasso: Install AGESA ACPI tablesMatt Papageorge2020-06-021-0/+2
* soc/amd/picasso: Remove unused 'include <romstage_handoff.h>'Elyes HAOUAS2020-06-021-1/+0
* src: Remove unused 'include <bootstate.h>'Elyes HAOUAS2020-06-021-1/+0
* soc/amd/picasso/chip.c: Generate ACPI nodes for PCI Bridge A and BRaul E Rangel2020-05-211-4/+21
* soc/amd/picasso/pci_devs: Update pci_devs.h with correct valuesFurquan Shaikh2020-05-211-23/+52
* soc/amd/picasso: Mark FCH MMIO addresses as non-postedRaul E Rangel2020-05-131-0/+2
* soc/amd/picasso: Delete northbridgeMarshall Dawson2020-05-131-1/+0
* device/pci_device: Extract pci_domain_set_resources from SOCRaul E Rangel2020-05-121-1/+1
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/amd/picasso: Add FSP support for including AGESAMarshall Dawson2020-05-011-0/+3
* soc/amd/picasso: Use AMD common SATA driverFurquan Shaikh2020-04-281-2/+0
* soc/amd/picasso: Use common block graphics driverFurquan Shaikh2020-04-281-2/+0
* Replace DEVICE_NOOP with noop_(set|read)_resourcesNico Huber2020-04-101-2/+2
* Drop unnecessary DEVICE_NOOP entriesNico Huber2020-04-101-1/+0
* soc/amd: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-051-13/+2
* Trim `.acpi_fill_ssdt_generator` and `.acpi_inject_dsdt_generator`Nico Huber2020-04-021-1/+1
* soc: Remove copyright noticesPatrick Georgi2020-03-181-1/+0
* src/{device,drivers,mb,nb,soc,sb}: Remove unused 'include <console/console.h>'Elyes HAOUAS2019-10-211-1/+0
* soc/amd/picasso: Update for USB3.1Marshall Dawson2019-10-201-13/+0
* soc/amd/picasso: Remove all AGESA referencesMarshall Dawson2019-07-061-21/+0
* soc/amd/picasso: Remove all PSP runtime functionsMarshall Dawson2019-07-031-5/+0
* soc/amd/picasso: Remove SD controllerMarshall Dawson2019-07-031-2/+0
* soc/amd/picasso: Add xhci1 and remove ehciMarshall Dawson2019-07-031-3/+3
* soc/amd/picasso: Change all remaining soc namesMarshall Dawson2019-07-031-5/+5
* soc/amd/picasso: Create picasso as a copy of stoneyridgeMartin Roth2019-07-021-0/+175
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-17 14:08:38 +0000