summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/picasso
Commit message (Expand)AuthorAgeFilesLines
* Rename ECAM-specific MMCONF KconfigsShelley Chen2021-11-103-6/+6
* soc/amd/cezanne,picasso/include/southbridge: use bitwise or in definesFelix Held2021-11-101-3/+3
* soc/amd/cezanne,picasso/include/southbridge: fix typo in defineFelix Held2021-11-091-1/+1
* soc/amd/{cezanne,picasso}: Stop passing base for fspm.binRaul E Rangel2021-11-081-2/+0
* soc/amd/picasso/include/southbridge: drop unused aoac_devs structFelix Held2021-11-081-16/+0
* soc/amd/*/include/smi: move NUMBER_SMITYPES definition to the topFelix Held2021-11-051-1/+2
* soc/amd/*/include/smi: fix off-by-one in SCIMAPS definesFelix Held2021-11-051-1/+1
* soc/amd/*/cpu: handle mp_init_with_smm failureFelix Held2021-11-031-3/+3
* cpu/x86/Kconfig: Remove unused CPU_ADDR_BITSArthur Heymans2021-11-031-4/+0
* psp_verstage: convert relative address in EFS2Kangheui Won2021-11-021-2/+2
* cpu/x86: Introduce and use `CPU_X86_LAPIC`Felix Held2021-10-261-1/+0
* soc/*/Makefile: don't add cpu/x86/cacheFelix Held2021-10-261-1/+0
* cpu,soc/amd/*/Makefile: don't add cpu/x86/pae a second timeFelix Held2021-10-251-1/+0
* cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held2021-10-251-1/+0
* soc/amd/cezanne,picasso/chipset.cb: drop LAPIC deviceFelix Held2021-10-221-1/+0
* arch/x86/ioapic: Select IOAPIC with SMPKyösti Mälkki2021-10-221-1/+0
* cpu/x86/mp_init: move printing of failure message into mp_init_with_smmFelix Held2021-10-221-2/+2
* cpu/x86/mp_init: use cb_err as mp_init_with_smm return typeFelix Held2021-10-211-1/+2
* psp_verstage: remove psp_ef_table structKangheui Won2021-10-201-1/+1
* acpi/acpigen: Constify CST functions' pointersAngel Pons2021-10-191-1/+1
* soc/amd: make configure_espi_with_mb_hook call conditionalFelix Held2021-10-151-2/+5
* soc/amd/common/include/espi: rename configure_espiFelix Held2021-10-151-1/+1
* soc/amd/common/block/i2c: implement proper read_resourceFelix Held2021-10-151-5/+0
* soc/amd/cezanne,picasso/uart: implement read_resourceFelix Held2021-10-151-1/+6
* soc/amd/common/block/espi_util: Refactor eSPI SetupKarthikeyan Ramasubramanian2021-10-131-3/+3
* soc/amd/*: Enable ACPIMMIO decode first in fch_pre_initFelix Held2021-10-131-1/+3
* src/soc to src/superio: Fix spelling errorsMartin Roth2021-10-054-5/+5
* soc/amd/common/blocks/include: rename gpio_banks.h to gpio.hFelix Held2021-09-235-5/+5
* soc/amd: rename program_gpios to gpio_configure_padsFelix Held2021-09-231-1/+1
* soc/amd/picasso/fsp_m_params: use DEV_PTR to check if device is enabledFelix Held2021-09-211-49/+2
* soc/amd/picasso/Kconfig: increase FSP_M_SIZEFelix Held2021-09-171-2/+2
* soc/amd/picasso/agesa_acpi: Add missing include 'arch/cpu.h'Raul E Rangel2021-09-161-0/+1
* soc/amd/common/block/include/i2c: introduce I2C_RESET_SCL_PIN macroFelix Held2021-09-091-2/+2
* soc/amd/*/bootblock,early_fch: rework i2c_scl_pins configurationFelix Held2021-09-081-3/+3
* soc/amd/picasso: select ADD_FSP_BINARIES if USE_AMD_BLOBS is selectedFelix Held2021-09-041-0/+1
* soc/amd/*/include/soc/gpio: remove GPIO_2_EVENTFelix Held2021-08-311-2/+0
* soc/amd: Show SPI settings in bootblockMartin Roth2021-08-301-0/+1
* acpi: Fill fadt->century based on KconfigNico Huber2021-08-191-1/+0
* soc/amd/picasso: Move IVRS generation code to commonJason Glenesk2021-08-052-450/+1
* soc/amd/*/chip.h: Correct PSPP Enum ValueMatt Papageorge2021-07-241-1/+2
* soc/amd/picasso/fch: change sb prefix of sb_clk_output_48Mhz to fchFelix Held2021-07-231-2/+2
* soc/amd/picasso/fch: make sb_clk_output_48Mhz staticFelix Held2021-07-232-2/+1
* soc/amd/cezanne: enable crypto in psp_verstageKangheui Won2021-07-211-0/+15
* soc/amd/picasso/makefile: order source files alphabeticallyFelix Held2021-07-201-15/+15
* soc/amd/{cezanne,picasso}: Escape PSP_VERSTAGE_FILE defaultRaul E Rangel2021-07-191-1/+1
* soc/amd/*/mca: factor out common MCA/MCAX check & print functionalityFelix Held2021-07-151-48/+3
* soc/amd/picasso/mca: factor out mca_has_expected_bank_countFelix Held2021-07-151-1/+6
* soc/amd/*/mca: factor out BERT entry generation to soc/amd/commonFelix Held2021-07-151-128/+0
* soc/amd/picasso/mca: add missing types.h includeFelix Held2021-07-141-0/+1
* soc/amd: factor out check_mca to common codeFelix Held2021-07-142-10/+2