summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/stoneyridge/include/soc/iomap.h
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/stoneyridge/romstage: pass C state control IO base addressFelix Held2023-03-081-0/+1
* soc/amd: rework SPI flash MMIO region handlingFelix Held2022-08-251-2/+0
* soc/amd/*/include/soc/iomap.h: Fix some white spaces issuesElyes Haouas2022-07-171-1/+1
* arch/x86: consolidate HPET base address definitionsFelix Held2022-02-251-5/+0
* arch/x86: factor out and commonize HPET_BASE_ADDRESS definitionFelix Held2022-02-251-1/+1
* soc/amd/*/include/soc/iomap.h: rework HPET base address checkFelix Held2022-02-241-3/+3
* soc/amd/stoneyridge/include/iomap: rename I2C[ABCD]_BASE_ADDRESS definesFelix Held2021-10-161-4/+4
* soc/amd/stoneyridge/include/iomap: drop I2C_BUS_ADDRESS(x) macroFelix Held2021-10-151-7/+4
* soc/amd/common/block/i2c: implement proper read_resourceFelix Held2021-10-151-2/+0
* soc/amd/common/block/i2c: Move SoC agnostic parts into commonKarthikeyan Ramasubramanian2021-03-221-0/+6
* soc/amd/*/iomap: remove unused ACPI_SMI_CTL_PORTFelix Held2021-02-171-1/+0
* soc/amd/stoneyridge: remove STONEYRIDGE_ACPI_IO_BASE Kconfig optionFelix Held2021-02-071-1/+1
* soc/amd/stoneyridge: remove STONEYRIDGE_ prefix of ACPI_IO_BASE defineFelix Held2021-02-071-10/+10
* soc/amd/stoneyridge/reset: use port and bit defines from cf9_reset.hFelix Held2020-12-101-1/+0
* soc/amd/picasso,stoneyridge: drop unused BIOSRAM offset definesFelix Held2020-12-091-5/+0
* soc/amd/stoneyridge: unify and align include guards with picassoFelix Held2020-11-161-3/+3
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/amd: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-051-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* soc/amd/common: Remove guards on ACPIMMIO utilsKyösti Mälkki2019-11-281-20/+0
* soc/amd/common: Add errors for invalid AcpiMmio accessMarshall Dawson2019-06-111-1/+18
* soc/amd/stoneyridge: Add ALink-AHB Bridge to iomap.hMarshall Dawson2019-06-061-0/+2
* soc/amd/stoneyridge: Fix alignment in iomap.hMarshall Dawson2019-06-031-3/+3
* soc/amd/common: Create AcpiMmio functionality from stoneyridgeMarshall Dawson2019-05-161-26/+3
* soc/amd/stoneyridge: Rename AcpiMmio blocksMarshall Dawson2019-05-081-12/+22
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* soc/amd/stoneyridge: Access SMBUS through MMIORichard Spiegel2019-01-301-0/+2
* soc/amd/stoneyridge: Create MMIO offsets for ACPIRichard Spiegel2018-12-031-0/+1
* soc/amd/stoneyridge: Remove double defined GPIO MMIO basesRichard Spiegel2018-10-181-6/+2
* soc/amd/stoneyridge/southbridge.c: Fix saving _SWS parametersRichard Spiegel2018-06-131-0/+4
* soc/amd/stoneyridge/acpi: Create a GPIO libraryRichard Spiegel2018-06-121-0/+1
* soc/amd/stoneyridge: Add southbridge definitionsGarrett Kirkendall2018-03-071-0/+4
* soc/amd/stoneyridge: Add UMA save functionMarc Jones2018-02-211-0/+2
* amd/stoneyridge: Add NV storage to ramtopMarshall Dawson2018-01-281-0/+3
* amd/stoneyridge: Convert BiosRam access to MMIOMarshall Dawson2018-01-261-0/+1
* soc/amd/stoneyridge/southbridge.c: Create a GPIO programming functionRichard Spiegel2018-01-231-0/+4
* amd/stoneyridge: Move SB index/data pairs to iomap.hMarshall Dawson2018-01-191-0/+6
* soc/amd/stoneyridge: Add I2C supportChris Ching2018-01-031-0/+5
* soc/amd/stoneyridge: Add XHCI PM register access functionsMarc Jones2017-12-061-0/+1
* amd/stoneyridge: Add PSP definitions southbridge and iomapMarshall Dawson2017-11-081-0/+1
* soc/amd/stoneyridge: consolidate addresses in iomap.hAaron Durbin2017-11-061-1/+30
* soc/amd/stoneyridge: start header file for iomapAaron Durbin2017-11-061-0/+22
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 16:49:25 +0000