summaryrefslogtreecommitdiffstats
path: root/src/soc/amd
Commit message (Expand)AuthorAgeFilesLines
* amd/mendocino/root_complex: Restrict DPTC to 15W boardsTim Van Patten2023-04-061-0/+13
* soc/amd/mendocino: Reinterpret smu_power_and_thm_limitTim Van Patten2023-04-061-1/+8
* soc/amd/*/Makefile: use all_x86 targetFelix Held2023-04-0412-97/+32
* soc/amd/cezanne,glinda,mendocino,phoenix,picasso/Kconfig: use all targetFelix Held2023-04-035-25/+10
* soc/amd/stoneyridge: factor out P-state utils to link in all stagesFelix Held2023-04-013-54/+64
* soc/amd/stoneyridge/Makefile: use all target for more compilation unitsFelix Held2023-04-011-15/+3
* soc/amd/common/block/cpu/tsc/Makefile: order targets by stageFelix Held2023-03-311-14/+5
* soc/amd/common/cpu: use TSC_MONOTONIC_TIMER for SOC_AMD_COMMON_BLOCK_TSCFelix Held2023-03-315-33/+21
* soc/amd/picasso/graphics: use RAVEN2_VBIOS_REV with RAVEN2_VBIOS_VID_DIDFelix Held2023-03-311-0/+3
* soc/amd/picasso/graphics: refactor map_oprom_vendev_revFelix Held2023-03-301-11/+10
* drivers/intel/fsp2_0/hand_off_block: use cb_err in fsp_find_range_hobFelix Held2023-03-301-1/+1
* soc/amd/common/block/cpu/noncar/memmap: simplify return value checkFelix Held2023-03-301-3/+1
* soc/amd/stoneyridge: use common AMD CPU power state ACPI generationFelix Held2023-03-293-29/+4
* soc/amd/stoneyridge/cpu: implement get_pstate_latencyFelix Held2023-03-292-0/+50
* soc/amd/picasso/Kconfig: update help text for 2nd VBIOS ID detectionFelix Held2023-03-291-7/+5
* soc/amd/common/acpi/cpu_power_state: introduce & use get_pstate_latencyFelix Held2023-03-293-5/+12
* soc/amd/stoneyridge: implement and use get_pstate_0_regFelix Held2023-03-292-5/+7
* soc/amd/common/acpi/cpu_power_state: introduce and use get_pstate_0_regFelix Held2023-03-293-2/+9
* soc/amd/common/acpi/cpu_power_state: factor out get_visible_pstate_countFelix Held2023-03-291-1/+6
* soc/amd/stoneyridge/acpi: add C state config tableFelix Held2023-03-291-0/+19
* soc/amd/common/block/cpu/Kconfig: drop FAM17H_19H suffix from TSC optionFelix Held2023-03-297-10/+10
* soc/amd/common/block/cpu/tsc_freq: move static variable inside functionFelix Held2023-03-291-2/+1
* soc/amd/common/block/cpu/tsc/tsc_freq: use get_pstate_core_freqFelix Held2023-03-292-15/+8
* soc/amd/stoneyridge/tsc_freq: use get_pstate_core_freqFelix Held2023-03-291-9/+6
* soc/amd/common/cpu/tsc: add get_pstate_core_freq for family 15h and 16hFelix Held2023-03-294-0/+44
* soc/amd/common/cpu/tsc: factor out family-specific get_pstate_core_freqFelix Held2023-03-2919-191/+99
* soc/amd/stoneyridge/monotonic_time: add comment that we can't use TSCFelix Held2023-03-291-0/+2
* soc/amd/mendocino: Add FSP parameter for eDP power sequence adjustmentChris.Wang2023-03-292-0/+5
* soc/amd/stoneyridge/graphics: introduce defines for constantsFelix Held2023-03-281-4/+11
* soc/amd/stoneyridge: move map_oprom_vendev to graphics.cFelix Held2023-03-283-21/+24
* soc/amd/stoneyridge/Kconfig: use correct VGA_BIOS_IDFelix Held2023-03-281-2/+2
* soc/amd/stoneyridge/Kconfig: select SOC_AMD_COMMON_BLOCK_SVI2Felix Held2023-03-271-0/+1
* soc/amd/common/block/cpu/Makefile: group build targets by stageFelix Held2023-03-271-2/+3
* soc/amd/common/block/cpu/svi2: drop unneeded core_vid checkFelix Held2023-03-271-2/+2
* soc/amd/mendocino: Add UPD to support USB3 force to gen1 by portPatrick Huang2023-03-272-0/+16
* soc/amd/stoneyridge/include/msr: add pstate_msr bitfield structFelix Held2023-03-271-0/+23
* soc/amd: factor out common get_pstate_core_power implementationFelix Held2023-03-277-181/+36
* soc/amd: introduce and use get_pstate_core_uvolts for SVI2 and SVI3Felix Held2023-03-278-30/+28
* soc/amd: introduce and use get_uvolts_from_vid for SVI2 and SVI3Felix Held2023-03-2720-55/+64
* soc/amd/common/include/cppc: remove cppc_config forward declarationFelix Held2023-03-251-1/+0
* soc/amd/common/include/cppc: rename include guardFelix Held2023-03-251-3/+3
* soc/amd/*/include/msr: add version number to SERIAL_VID_* define namesFelix Held2023-03-2410-20/+20
* soc/amd/mendocino: add and use missing cpu_vid_8 pstate_msr fieldFelix Held2023-03-242-2/+3
* soc/amd/*/include/msr: drop _LO part from PSTATE definition namesFelix Held2023-03-2410-42/+42
* soc/amd: pass pstate_msr union to get_pstate_core_[freq,power]Felix Held2023-03-247-49/+17
* soc/amd/common/block/acpi/cpu_power_state: use pstate_msr unionFelix Held2023-03-231-4/+6
* soc/amd/glinda: introduce and use pstate_msr bitfield structFelix Held2023-03-233-52/+29
* soc/amd/phoenix: introduce and use pstate_msr bitfield structFelix Held2023-03-232-19/+25
* soc/amd/mendocino: Remove GPP bridge to Bus BMartin Roth2023-03-231-1/+0
* soc/amd/*/acpi: assign proper boolean values in get_pstate_core_freqFelix Held2023-03-225-15/+15
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-27 07:35:07 +0000