index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
fsp_baytrail
/
smihandler.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/intel/fsp_baytrail: Drop support
Arthur Heymans
2019-11-21
1
-395
/
+0
*
ELOG: Introduce elog_gsmi variants
Kyösti Mälkki
2019-11-09
1
-11
/
+5
*
cpu/x86: Separate save_state struct headers
Kyösti Mälkki
2019-08-13
1
-0
/
+1
*
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-08
1
-4
/
+4
*
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-03-01
1
-0
/
+1
*
elog: make elog's SMM handler code follow everything else
Patrick Georgi
2018-12-05
1
-2
/
+2
*
soc/intel/fsp_baytrail: transition away from device_t
Antonello Dettori
2017-03-26
1
-1
/
+1
*
soc/intel/fsp_baytrail: use common Intel ACPI hardware definitions
Aaron Durbin
2016-07-15
1
-10
/
+10
*
intel/fsp_baytrail: rename include folder baytrail to include/soc
Ben Gardner
2015-12-16
1
-3
/
+3
*
Remove #ifdef checks on Kconfig symbols
Martin Roth
2015-12-06
1
-3
/
+0
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
intel/fsp_baytrail: Spelling fixes
Martin Roth
2014-12-08
1
-1
/
+1
*
Replace hlt with halt()
Patrick Georgi
2014-12-02
1
-2
/
+2
*
fsp_baytrail: Add the FSP version of Intel's Bay Trail-I chip
Martin Roth
2014-05-29
1
-0
/
+406