summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/xeon_sp/spr/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/xeon/spr: Enforce POR frequency settingNaresh Solanki2023-12-261-1/+2
* soc/intel/xeon_sp: Add HDA disable supportPatrick Rudolph2023-09-251-0/+5
* soc/intel/xeon/spr: Improve RMT configurationNaresh Solanki2023-08-231-0/+1
* soc/intel/xeon_sp/spr: Add soc_config_iio to set IIO UPD from mainboardJohnny Lin2023-08-091-0/+53
* soc/intel/xeon/spr: Improve RMT configurationNaresh Solanki2023-07-251-0/+2
* soc/intel: Add max memory speed into dimm infoEric Lai2023-06-151-4/+3
* soc/intel/xeon_sp/spr: Add RMT configNaresh Solanki2023-06-061-0/+7
* soc/intel/xeon_sp: Enable build for IO MarginingNaresh Solanki2023-05-281-0/+17
* soc/intel/xeon_sp: Drop Kconfig MAX_SOCKET_UPDPatrick Rudolph2023-04-121-6/+6
* soc/intel/xeon_sp/spr: Drop devicetree setting X2apicPatrick Rudolph2023-04-061-5/+6
* soc/intel/xeon_sp/spr: Add ACPI support for Sapphire RapidsJonathan Zhang2023-04-011-1/+1
* soc/intel/xeon_sp: Enable FSP_ERROR_INFO_HOB handlingTim Chu2023-03-221-5/+0
* soc/intel/xeon_sp/spr: Add header files and romstage codeJonathan Zhang2023-03-191-0/+319
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-28 14:46:08 +0000