summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/common/block/irq: Add support for intel_write_pci0_PRTTim Wawrzynczak2021-06-293-0/+54
* soc/intel/common: Add new IRQ moduleTim Wawrzynczak2021-06-294-0/+402
* southbridge/intel/common: Move invalid PIRQ value to 0Tim Wawrzynczak2021-06-291-8/+8
* soc/intel: Drop casts around `soc_read_pmc_base()`Angel Pons2021-06-2810-25/+18
* xeon_sp/{cpx,skx}: Add config IFD_CHIPSET 'lbg'Johnny Lin2021-06-282-0/+8
* soc/intel/jasperlake: Select DISPLAY_FSP_VERSION_INFO_2Ronak Kanabar2021-06-261-1/+1
* soc/intel/cache_as_ram.S: Fix CAR issues with BootguardArthur Heymans2021-06-261-0/+17
* soc/intel/apollolake: Drop `xdci_can_enable()` callAngel Pons2021-06-251-1/+1
* soc/intel/alderlake: Fix the typo for FSP_S_CONFIG paramV Sowmya2021-06-251-1/+1
* soc/intel/apollolake/xdci.c: Use `dev` parameterAngel Pons2021-06-251-3/+2
* soc/intel/skylake: Use `devfn_disable()` to handle XDCIAngel Pons2021-06-251-9/+3
* soc/intel/skylake: Use `is_devfn_enabled()`Angel Pons2021-06-255-57/+24
* soc/intel/common/cse: Add support for sending CSE End-of-Post messageTim Wawrzynczak2021-06-254-0/+124
* soc/intel/alderlake: Update s0ix cstate tableBernardo Perez Priego2021-06-251-1/+1
* soc/intel/cache_as_ram.S: Fix SOC_INTEL_APOLLOLAKEArthur Heymans2021-06-243-0/+11
* soc/intel/cache_as_ram.S: Add macro to detect bootguard nemArthur Heymans2021-06-241-6/+14
* soc/intel/alderlake: Update mainboard_memory_init_params() argumentSubrata Banik2021-06-242-3/+3
* soc/intel/alderlake: Refactor soc_silicon_init_params functionSubrata Banik2021-06-241-33/+132
* soc/intel/alderlake: Rename FSP_S_CONFIG variable from params to s_cfgSubrata Banik2021-06-241-87/+87
* soc/intel/alderlake: Refactor platform_fsp_silicon_init_params_cb functionSubrata Banik2021-06-241-9/+20
* soc/intel/common: Fix X2APIC NMI entry in ACPI MADTKyösti Mälkki2021-06-231-1/+1
* soc/intel/elkhartlake: Use is_devfn_enabled() for Device4Enable UPDSubrata Banik2021-06-231-3/+2
* soc/intel/alderlake: Use devfn_disable() function for XDCISubrata Banik2021-06-231-9/+3
* soc/intel/cannonlake: Use devfn_disable() function for XDCISubrata Banik2021-06-231-7/+3
* soc/intel/elkhartlake: Use devfn_disable() function for XDCISubrata Banik2021-06-231-9/+3
* soc/intel/icelake: Use devfn_disable() function for XDCISubrata Banik2021-06-231-4/+2
* soc/intel/jasperlake: Use devfn_disable() function for XDCISubrata Banik2021-06-231-9/+3
* soc/intel/tigerlake: Use devfn_disable() function for XDCISubrata Banik2021-06-231-8/+3
* soc/intel/icelake: Make use of is_devfn_enabled() functionSubrata Banik2021-06-232-43/+15
* soc/intel/common: Unbreak masterTim Wawrzynczak2021-06-221-1/+1
* soc/intel/common/block/cse: Move cse_trigger_recovery functionTim Wawrzynczak2021-06-223-27/+27
* soc/intel/{apl,cnl}: Remove FSP CAR optionArthur Heymans2021-06-225-126/+5
* soc/intel/car: Add support for bootguard CARArthur Heymans2021-06-221-0/+28
* soc/intel/common/cache_as_ram.S: Add macro to clear CARArthur Heymans2021-06-221-20/+22
* soc/intel/common/cache_as_ram.S: Add macro to find a free MTRRArthur Heymans2021-06-221-6/+44
* soc/intel/common: Check CSE Lite RW statusSridahr Siricilla2021-06-211-3/+3
* soc/intel/apollolake: Use devfn_disable() functionSubrata Banik2021-06-211-3/+2
* soc/intel/common: Add InSMM.STS supportAngel Pons2021-06-212-3/+26
* security/intel: Add option to enable SMM flash access onlyAngel Pons2021-06-214-27/+50
* security/intel/cbnt: Add loggingArthur Heymans2021-06-211-0/+5
* soc/intel/alderlake: Add GFx Device ID 0x46b3Meera Ravindranath2021-06-212-0/+2
* soc/intel/elkhartlake: Expose In-Band ECC config to mainboardWerner Zeh2021-06-212-0/+36
* soc/intel/common/block/cse: Move enum csme_failure_reasonTim Wawrzynczak2021-06-212-43/+42
* soc/intel/common/block/smm: Add `mainboard_smi_finalize`Aseda Aboagye2021-06-191-0/+7
* soc/intel/jasperlake: Add offsets for pad lockingAseda Aboagye2021-06-192-0/+2
* soc/intel/common/block/gpio: Add `gpio_lock_pad()`Aseda Aboagye2021-06-192-0/+112
* soc/intel/alderlake: Add TBT PCIe root ports enablementBernardo Perez Priego2021-06-181-0/+4
* soc/intel/common: Fix bugs for GPIO_LOCK_UNLOCKAseda Aboagye2021-06-182-7/+8
* soc/intel/common/block: fix storage size of HEST log addressRocky Phagura2021-06-182-2/+2
* soc/intel/jasperlake: Make use of FSP_ARRAY_LOAD macroLean Sheng Tan2021-06-182-54/+12
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-03 16:05:25 +0000