summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/alderlake: Fix RPL-P 282 15W GT ICC MAXJeremy Compostella2022-08-071-2/+2
* soc/intel/tigerlake: Expose In-Band ECC config to mainboardFrans Hendriks2022-08-072-0/+37
* soc/intel/mtl: Remove deprecated FSP optionSrinidhi N Kaushik2022-08-051-1/+0
* soc/intel/alderlake: Add config for IoT FSP supportLean Sheng Tan2022-08-031-0/+10
* soc/soc/intel: Add UFS device with ref-clk-freq propertyMeera Ravindranath2022-08-034-0/+59
* soc/intel/alderlake: Configure DDR5 Physical channel width to 64Meera Ravindranath2022-08-021-1/+1
* soc/intel/alderlake: Add IRQ constraints for CPU PCIe portsTim Crawford2022-08-021-0/+6
* soc/intel/alderlake: Add missing TDP and Power Limits for ADL-SMichał Żygowski2022-07-292-1/+53
* soc/intel/alderlake: Set VccIn Aux Imon IccMax for ADL-S 4+0 and 2+0Michał Żygowski2022-07-291-0/+2
* soc/intel/alderlake/vr_config.c: Add VR params for ADL-SMichał Żygowski2022-07-291-0/+60
* intel/pmclib: Avoid PMC ABASE read of SLP_TYP and STATUS in ramstageHarsha B R2022-07-291-0/+5
* soc/intel/common/sata: Add APL and GLK SATA PCI IDsSean Rhodes2022-07-291-0/+2
* soc/intel/alderlake: Add support for more CPU PCIe RP UPDsTim Wawrzynczak2022-07-281-0/+6
* soc/intel/alderlake: Enable LPIT supportJeremy Soller2022-07-282-0/+3
* soc/intel/alderlake: Set Energy Perf Bias appropriate default valueJeremy Compostella2022-07-281-2/+3
* soc/intel/alderlake: Enable Energy/Performance Bias controlJeremy Compostella2022-07-281-1/+2
* soc/intel/meteorlake: Fix GPIO reset mapping as per GPIO BWGSubrata Banik2022-07-281-8/+3
* soc/intel/gpio: Add new macro for GPP PAD reset type as `Global Reset`Subrata Banik2022-07-281-0/+5
* soc/intel/meteorlake: Use coreboot native event handler for FSP-SSrinidhi N Kaushik2022-07-271-4/+6
* Revert "soc/intel/meteorlake: Align TCSS functions through SBI"Subrata Banik2022-07-251-2/+2
* soc/intel/meteorlake: Choose PCR write to lock GPIO PADSubrata Banik2022-07-251-0/+1
* soc/intel/gpio: Update GPIO Lock configuration recommendationSubrata Banik2022-07-251-1/+3
* soc/intel/meteorlake: Debug consent is set to 3 (USB3 DbC)Subrata Banik2022-07-251-1/+1
* intel/common/block/ipu: Add MTL IPU device idWonkyu Kim2022-07-241-0/+1
* soc/intel/alderlake: Hide PMC and IOM devicesJeremy Soller2022-07-232-0/+4
* soc/intel/cannonlake: Set MAX_CPUS based on the SoC and PCHFelix Singer2022-07-231-1/+4
* soc/apollolake: Don't select VBNV_CMOS if VBNV_FLASH is enabledSean Rhodes2022-07-221-2/+2
* treewide: Remove unused <cpu/x86/mtrr.h>Elyes Haouas2022-07-202-2/+0
* treewide: Remove unused <cpu/x86/msr.h>Elyes Haouas2022-07-204-4/+0
* soc/apollolake: Add CSE Firmware Status RegistersSean Rhodes2022-07-202-9/+81
* soc/intel/alderlake/fsp_params.c: Set DdrSpeedControl UPDFranklin Lin2022-07-201-1/+3
* soc/intel/cmn/pch/lockdown: Guard gpmr_lockdown_cfgSean Rhodes2022-07-201-0/+3
* soc/intel/common/pch: Decouple CLIENT from BASEAngel Pons2022-07-2010-26/+27
* soc/intel/apollolake: Call heci_init in romstageSean Rhodes2022-07-191-0/+4
* soc/intel/meteorlake: Allow possible options for MP InitSubrata Banik2022-07-182-3/+32
* soc/intel/meteorlake: Choose coreboot doing MP Init over FSPSubrata Banik2022-07-181-5/+4
* soc/intel/meteorlake: Enable `DEFAULT_X2APIC_LATE_WORKAROUND`Subrata Banik2022-07-182-1/+11
* soc/intel/meteorlake: Account for GSPI2 everywhereAngel Pons2022-07-185-0/+8
* treewide: Don't add bitsElyes Haouas2022-07-181-1/+1
* soc/intel/xeon_sp: Make gsi_bases platform independentChristian Walter2022-07-153-7/+28
* soc/intel/cannonlake: Update VR config for Coffee LakeChristian Walter2022-07-151-36/+65
* soc/intel/alderlake: Support PCIe hardware compliance test modeSridahr Siricilla2022-07-143-2/+11
* soc/intel/common: Introduce SOC_INTEL_COMPLIANCE_TEST_MODEJeremy Compostella2022-07-141-0/+18
* soc/intel/broadwell: Drop vboot supportYu-Ping Wu2022-07-141-26/+0
* soc/intel/meteorlake: Add entry for GSPI2 deviceSubrata Banik2022-07-142-1/+2
* soc/intel/meteorlake: Use double digit GPIO pad numbersKapil Porwal2022-07-133-221/+221
* soc/intel/meteorlake: Align TCSS functions through SBIJohn Zhao2022-07-111-2/+2
* soc/intel/common/block/pmc/pmclib: Use same loglevel as print_num_status_bitsPatrick Rudolph2022-07-111-2/+2
* */fsp/exit_car: Push stack address into %espArthur Heymans2022-07-091-1/+1
* soc/intel/apollolake/meminit.c: Remove unuseful commentElyes Haouas2022-07-081-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-05 10:14:36 +0000