summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
Commit message (Expand)AuthorAgeFilesLines
* build system: Structure and serialize INTERMEDIATEPatrick Georgi2021-01-141-4/+1
* ACPI: Have single call-site for acpi_inject_nvsa()Kyösti Mälkki2021-01-1311-37/+0
* ACPI: Add common acpi_fill_gnvs()Kyösti Mälkki2021-01-136-40/+0
* soc/intel/tigerlake: Disable TC cold supportSrinidhi N Kaushik2021-01-131-0/+3
* soc/intel: rename uart_max_indexMichael Niewöhner2021-01-129-10/+10
* soc/intel/denverton_ns: Drop redundant `DEFAULT_ACPI_BASE`Angel Pons2021-01-122-2/+1
* soc/intel/common/pcie: Add helper function for getting mask of enabled portsFurquan Shaikh2021-01-123-0/+58
* soc/intel/alderlake: Add PCH ID 0x5182Subrata Banik2021-01-122-1/+3
* soc/intel/{icl,tgl,jsl,ehl}: add LPIT supportMichael Niewöhner2021-01-118-0/+12
* soc/intel/skl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner2021-01-112-0/+2
* soc/intel/cnl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner2021-01-112-0/+3
* acpi,soc/intel/common: add support for Intel Low Power Idle TableMichael Niewöhner2021-01-114-0/+74
* {soc,vc,mb}/intel: Drop support for Cannon Lake SoCFelix Singer2021-01-114-34/+0
* soc/intel/common/uart: Use simple(_s_) variants of PCI functionsFurquan Shaikh2021-01-111-41/+34
* soc/intel/uart: Drop SoC callback `soc_uart_console_to_device`Furquan Shaikh2021-01-1110-194/+49
* soc/intel/cnl: Allow setting PCIe subsystem IDs after FSP-SJeremy Soller2021-01-111-0/+47
* soc/intel/cannonlake: Enable wake from USB in S4Patrick Rudolph2021-01-111-1/+4
* soc/intel/alderlake: Refactor SoC code to maintain CPU and PCH PCIE RPsSubrata Banik2021-01-104-14/+28
* soc/intel/broadwell: Use `mp_cpu_bus_init`Angel Pons2021-01-103-5/+2
* mb/google/cyan: Move board_id() to mainboard_fill_gnvs()Kyösti Mälkki2021-01-101-12/+0
* ACPI: Add missing include in nvs.hKyösti Mälkki2021-01-106-0/+6
* soc/intel: Rename to soc_fill_gnvs()Kyösti Mälkki2021-01-1010-15/+13
* soc/intel: Replace acpi_init_gnvs()Kyösti Mälkki2021-01-105-4/+7
* mb/x/acpi_tables: Rename to mainboard_fill_gnvs()Kyösti Mälkki2021-01-104-4/+5
* sb/intel: Factor out soc_fill_gnvs()Kyösti Mälkki2021-01-101-5/+9
* ACPI: Replace uses of CBMEM_ID_ACPI_GNVSKyösti Mälkki2021-01-106-71/+34
* soc/intel/braswell: Refactor acpi_init_gnvs()Kyösti Mälkki2021-01-101-6/+6
* ACPI: Drop redundant ChromeOS setup for GNVSKyösti Mälkki2021-01-1011-128/+0
* ACPI: Drop redundant CONSOLE_CBMEM setup in GNVSKyösti Mälkki2021-01-1013-57/+0
* ACPI: Drop redundant CBMEM_ID_ACPI_GNVS allocationsKyösti Mälkki2021-01-1013-78/+23
* soc/intel/common/uart: Restrict scope of uart_common_init to uart.cFurquan Shaikh2021-01-082-7/+1
* soc/intel/common: Pass in pci_devfn_t into lpss_set_power_stateFurquan Shaikh2021-01-085-26/+10
* soc/intel: Drop `dev` parameter from soc_get_gen_io_dec_range()Furquan Shaikh2021-01-0810-25/+18
* soc/intel/tigerlake: Enable USB2 port reset message on Type-C portsJohn Zhao2021-01-082-0/+5
* */Makefile.inc: Add some INTERMEDIATE targets to .PHONYArthur Heymans2021-01-081-0/+1
* soc/intel/jasperlake: Update acoustic noise related parametersMaulik V Vaghela2021-01-082-9/+21
* soc/intel/jasperlake: Enable USB2 PHY SUS PG for s0ix qualificationKrishna Prasad Bhat2021-01-082-0/+16
* ACPI: Remove ACPI_NO_SMI_GNVSKyösti Mälkki2021-01-071-1/+0
* arch/x86: Move prologue to .init sectionKyösti Mälkki2021-01-073-0/+6
* soc/intel/icelake: Remove unused ENABLE_DISPLAY_OVER_EXT_PCIE_GFXSubrata Banik2021-01-071-11/+0
* soc/intel/common/cse: Drop dependency on CHROMEOS for SOC_INTEL_CSE_LITE_SKUMatt DeVillier2021-01-071-1/+0
* soc/intel/broadwell: Move MAX_CPUS from mb to SoCFelix Singer2021-01-061-0/+4
* soc/intel/skylake: Move MAX_CPUS from mb to SoCFelix Singer2021-01-061-0/+4
* soc/intel/alderlake: Update CPU microcode patch base address/sizeSubrata Banik2021-01-061-0/+11
* arch/x86: Pass GNVS as parameter to SMM moduleKyösti Mälkki2021-01-0411-113/+0
* soc/intel/baytrail/southcluster.asl: Use consistent comment formattingMatt DeVillier2021-01-041-23/+23
* soc/intel/baytrail: add LPEA resources to southcluster.aslMatt DeVillier2021-01-041-5/+28
* soc/intel/apollolake: Hook up GMA ACPI brightness controlsMatt DeVillier2021-01-043-0/+28
* soc/intel: Drop indirect <soc/nvs.h> includeKyösti Mälkki2021-01-0314-6/+8
* soc/intel: Replace <soc/nvs.h> with <soc/device_nvs.h>Kyösti Mälkki2021-01-034-4/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-26 20:11:17 +0000