summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/mt8195/include/soc
Commit message (Expand)AuthorAgeFilesLines
* soc/medaitek/mt8195: adjust USB phy shift valueRex-BC Chen2021-12-261-1/+16
* soc/mediatek: add support for tracker version oneRex-BC Chen2021-12-141-0/+8
* soc/mediatek/mt8195: complete devapc settingsNina Wu2021-12-062-13/+35
* soc/mediatek: move i2c function to common folderRex-BC Chen2021-11-171-0/+4
* soc/mediatek: move functions of mmu operation to common folderRex-BC Chen2021-11-151-1/+1
* soc/mediatek/mt8195: Add APU device apc driverFlora Fu2021-11-122-0/+41
* soc/mediatek/mt8195: move timer enum variables to timer_v2.hRex-BC Chen2021-11-031-12/+0
* soc/mediatek/mt8195: add apusys init flowFlora Fu2021-11-032-0/+32
* soc/mediatek/mt8195: add tracker dumpZhenguo Li2021-10-131-4/+8
* soc/mediatek: Fix I2C failures by adjusting AC timing and bus speedDaolong Zhu2021-10-021-2/+4
* soc/mediatek/mt8195: initialize DFDRex-BC Chen2021-09-291-0/+12
* soc/mediatek/mt8195: add HDMI low power settingRex-BC Chen2021-08-231-0/+33
* soc/mediatek/mt8195: Add devapc basic driversNina Wu2021-08-041-0/+178
* helpers: Add GENMASK macroYu-Ping Wu2021-08-021-2/+0
* soc/mediatek/mt8195: modify mt6360 interfaceRex-BC Chen2021-07-211-10/+4
* soc/mediatek/mt8195: redefine mt6360_regulator_idRex-BC Chen2021-07-211-21/+21
* soc/mediatek/mt8195: fine tune pmif spi hardware settings for stabilityJames Lo2021-07-121-0/+1
* soc/mediatek/mt8195: Add dramc_param.hRyan Chuang2021-07-071-0/+152
* soc/mediatek/mt8195: Enable DCMGarmin Chang2021-07-071-0/+41
* soc/mediatek/mt8195: Add mt6360 driver for PMIC accessAndrew SH Cheng2021-06-231-2/+47
* soc/mediatek/mt8195: add mt6691 driverhenryc.chen2021-06-181-0/+37
* soc/mediatek/mt8195: add eDP supportJitao Shi2021-06-184-0/+5180
* soc/mediatek/mt8195: Add ddp driver to support eDP outputjason-jh.lin2021-06-161-0/+372
* soc/mediatek/mt8195: Add base addresses for displayJitao Shi2021-06-101-0/+4
* soc/mediatek/mt8195: add power and power control for eDPJitao Shi2021-06-101-0/+6
* soc/mediatek/mt8195: fix GPIO register offsetsZhiqiang Ma2021-06-051-43/+43
* soc/mediatek/mt8195: Enable mt8195 auxadcZhiqiang Ma2021-06-053-1/+40
* soc/mediatek/mt8195: add SPM loaderDawei Chien2021-06-041-13/+432
* soc/mediatek/mt8195: Initialize MCUPMalex.miao2021-05-261-0/+2
* soc/mediatek/mt8195: Initialize DRAM in romstageRex-BC Chen2021-05-142-10/+50
* soc/mediatek/mt8195: Enable SCP SRAMRex-BC Chen2021-05-131-0/+14
* soc/mediatek/mt8195: Disable UFS reference clockYidi Lin2021-05-111-1/+1
* soc/mediatek/mt8195: Add RTC driverYuchen Huang2021-05-103-0/+243
* soc/mediatek/mt8195: Add i2c driver supportkewei xu2021-05-101-0/+58
* soc/mediatek/mt8195: Add mt6360 driver for LDO accessAndrew SH Cheng2021-05-101-0/+24
* soc/mediatek/mt8195: Add mtcmos init supportWeiyi Lu2021-05-051-0/+50
* soc/mediatek/mt8195: Add NOR-Flash supportRex-BC Chen2021-05-051-0/+9
* soc/mediatek/mt8195: Add SPI driver supportQii Wang2021-05-052-1/+18
* soc/mediatek/mt8195: add pmif/spmi/pmic driverRex-BC Chen2021-05-053-0/+208
* soc/mediatek/mt8195: Add PLL and clock init supportWeiyi Lu2021-04-283-0/+1036
* soc/mediatek/mt8195: Add GPIO driverPo Xu2021-04-262-0/+517
* soc/mediatek/mt8195: Add timer supportYidi Lin2021-04-262-0/+21
* soc/mediatek/mt8195: add register definitionsYidi Lin2021-04-263-0/+1445
* soc/mediatek/mt8195: Add a stub implementation of the MT8195 SoCYidi Lin2021-04-135-0/+190