summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek
Commit message (Expand)AuthorAgeFilesLines
* soc/mediatek: rtc: Use `bool` as return typeYidi Lin2021-01-078-58/+61
* soc/mediatek: dsi: Fix EoTp flagShaoming Chen2021-01-012-2/+15
* soc/mediatek/mt8192: Move flash_controller.c to common/Yidi Lin2020-12-3110-360/+66
* soc/mediatek/mt8192: Add DDR mode register initHuayang Duan2020-12-313-1/+408
* soc/mediatek/mt8192: Do dramc duty calibrationHuayang Duan2020-12-312-0/+79
* soc/mediatek/mt8192: Add dramc 8 phase calibrationHuayang Duan2020-12-313-0/+355
* soc/mediatek/mt8192: Update initial settings of dramcHuayang Duan2020-12-313-1/+625
* soc/mediatek/mt8192: eint: unmask eint event mask registerG.Pangao2020-12-304-0/+33
* soc/mediatek/mt8192: Implement dramc base settings for each frequencyHuayang Duan2020-12-291-0/+2926
* soc/mediatek/mt8192: add rtc MT6359P driverYuchen Huang2020-12-2812-135/+768
* soc/mediatek/mt8192: devapc: add basic devapc driversNina Wu2020-12-285-0/+117
* soc/mediatek/mt8192: Do dramc pre-settings before calibrationHuayang Duan2020-12-282-0/+278
* soc/mediatek/mt8192: Do dramc software impedance calibrationHuayang Duan2020-12-223-1/+174
* soc/mediatek/mt8192: Do EMI init before dram calibrationHuayang Duan2020-12-222-0/+418
* soc/mediatek/mt8192: Do memory pll init before calibrationHuayang Duan2020-12-223-0/+40
* soc/mediatek/mt8192: Do the dramc pinmux selectionHuayang Duan2020-12-161-0/+102
* soc/mediatek/mt8192: Correct return value of VM18 voltageHsin-Hsiung Wang2020-12-161-1/+1
* soc/mediatek/mt8192: Keep CONN MCU in reset stateWeiyi Lu2020-12-162-0/+9
* soc/mediatek/mt8192: Do dramc init settingsHuayang Duan2020-12-165-1/+239
* soc/mediatek/mt8192: Enable DCMmtk156982020-12-162-0/+77
* soc/mediatek/mt8192: ufs: Disable reference clockWenbin Mei2020-12-165-0/+30
* soc/mediatek/mt8192: Initialize audio pll tuner frequencyWeiyi Lu2020-12-161-0/+4
* soc/mediatek/mt8192: Define DRAM registers and APIsHuayang Duan2020-12-154-0/+5009
* soc/mediatek/mt8192: Add ddp driverYongqiang Niu2020-12-144-0/+482
* soc/mediatek/mt8192: Enable dsi driverHuijuan Xie2020-12-143-0/+58
* soc/mediatek/mt8183: Move dsi driver to common/Yidi Lin2020-12-142-1/+1
* soc/mediatek/mt8192: add i2c driver supportQii Wang2020-12-146-13/+266
* soc/mediatek/mt8192: Init SSPMTingHan.Shen2020-12-106-0/+52
* soc/mediatek/mt8192: Init DPMHuayang Duan2020-12-105-0/+115
* soc/mediatek/mt8192: Load MCUPM firmware and boot up MCUPMYidi Lin2020-12-106-0/+59
* soc/mediatek/mt8192: add spmfw loaderRoger Lu2020-12-104-31/+1130
* soc/mediatek/mt8183: Use mtk_init_mcu to init SSPMYidi Lin2020-12-103-16/+23
* soc/mediatek/mt8183: Add DRAM_DMA sectionYidi Lin2020-12-102-1/+16
* soc/mediatek/common: Add common API for loading firmwaresYidi Lin2020-12-103-0/+57
* cbfs: Simplify load/map API names, remove type argumentsJulius Werner2020-12-022-6/+2
* cbfs: Enable CBFS mcache on most chipsetsJulius Werner2020-12-023-5/+8
* mediatek/mt8192: memlayout: Add DRAM DMA regionYidi Lin2020-11-204-3/+26
* soc/mediatek/mt8192: Enable MT8192 auxadc driverPo Xu2020-11-204-0/+46
* soc/mediatek: Move auxadc driver from MT8183 to commonPo Xu2020-11-204-13/+22
* mb/google/asurada: Implement enable_regulator and regulator_is_enabledYidi Lin2020-11-181-0/+5
* mb/google/asurada: Implement board-specific regulator controlsYidi Lin2020-11-182-0/+17
* soc/mediatek/mt8192: add pmic MT6315 driverHsin-Hsiung Wang2020-11-184-0/+346
* soc/mediatek/mt8192: add pmic MT6359P driverHsin-Hsiung Wang2020-11-184-0/+502
* soc/mediatek/mt8192: add pmif driverHsin-Hsiung Wang2020-11-1813-2/+1440
* soc/mediatek/mt8192: Reserve 44K SRAM for MCUPM working bufferYidi Lin2020-11-161-5/+10
* soc/mediatek/mt8192: Do dram full calibrationHuayang Duan2020-10-292-8/+84
* soc/mediatek/mt8192: update descriptions for dram configXi Chen2020-10-261-2/+8
* soc/mediatek/mt8192: add dram log prefixXi Chen2020-10-231-6/+6
* soc/mediatek/mt8192: Turn off L2C SRAM and reconfigure as L2 cacheCK Hu2020-10-233-0/+33
* soc/mediatek/mt8192: enable CONFIG_ARM64_USE_ARM_TRUSTED_FIRMWAREIkjoon Jang2020-10-222-0/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-06 08:04:02 +0000