summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek
Commit message (Expand)AuthorAgeFilesLines
* src: Remove redundant includesElyes HAOUAS2020-06-025-5/+0
* src: Remove duplicated includesElyes HAOUAS2020-06-022-3/+0
* src: Remove unused 'include <symbols.h>'Elyes HAOUAS2020-06-021-1/+0
* src: Remove unused '#include <timer.h>'Elyes HAOUAS2020-06-021-1/+0
* soc/mediatek/mt8183: Set CA and DQ vref range to correct valueHuayang Duan2020-05-203-8/+12
* soc/mediatek: dsi: adjust hfp_byte and hbp_byte if too smallPaul Ma2020-05-181-2/+20
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-181-3/+0
* src/mainboard: Remove unused 'include <stdlib.h>'Elyes HAOUAS2020-05-131-1/+0
* src: Remove unused '#include <stddef.h>'Elyes HAOUAS2020-05-136-6/+0
* soc/mediatek: improve ca53 frequency change procedureWeiyi Lu2020-05-132-0/+23
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-11130-130/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-091-9/+1
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-062-22/+2
* Revert "soc/mediatek/mt8183: Force retraining memory if requested"Julius Werner2020-04-301-2/+1
* rules.h: Rename ENV_VERSTAGE to ENV_SEPARATE_VERSTAGEJulius Werner2020-04-231-1/+1
* soc/mediatek: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-05129-1677/+258
* security/vboot: Decouple measured boot from verified bootBill XIE2020-03-312-2/+2
* soc/mediatek/mt8183: Fix wrong setting of DRS configHuayang Duan2020-03-181-3/+4
* soc/mediatek/mt8183: Improve the AC timing of DRAMCHuayang Duan2020-03-181-6/+16
* soc: Remove copyright noticesPatrick Georgi2020-03-18132-132/+0
* vboot: remove extraneous vboot_recovery_mode_memory_retrainJoel Kitching2020-03-121-1/+2
* soc/mediatek/mt8183: Improve the DRAMC runtime config flowHuayang Duan2020-03-063-123/+109
* soc/mediatek/mt8183: Do TX tracking for DRAM DVFS featureHuayang Duan2020-03-065-14/+776
* soc/mediatek/mt8183: Correct EMI bandwidth threshold for DVFS switchHuayang Duan2020-03-061-2/+4
* treewide: capitalize 'USB'Elyes HAOUAS2020-02-261-1/+1
* soc/mediatek/mt8183: Fix programming error of DRAMC settingHuayang Duan2020-02-251-3/+3
* soc/mediatek: Fix typos in commentsElyes HAOUAS2020-02-257-11/+11
* soc/mediatek: dsi: Correct bits_per_pixel for MIPI_DSI_FMT_RGB666Yu-Ping Wu2020-02-171-1/+1
* soc/mediatek: dsi: reduce the hbp and hfp for phy timingJitao Shi2020-02-171-44/+48
* soc/mediatek: dsi: Increase pcw precisionYu-Ping Wu2020-02-174-39/+40
* drivers/spi/spi_flash: remove spi flash namesAaron Durbin2020-01-281-1/+0
* soc/mediatek/mt8183: Restore vcore after DRAM calibrationHuayang Duan2020-01-101-1/+11
* soc/mediatek/mt8183: Use DDR clock to compute Tx delay cellHuayang Duan2019-12-201-6/+14
* src: Replace min/max() with MIN/MAX()Elyes HAOUAS2019-12-202-4/+4
* soc/{amd,cavium,mediatek,sifive}: Remove unused <stdlib.h>Elyes HAOUAS2019-12-195-5/+0
* src: Remove unneeded 'include <delay.h>'Elyes HAOUAS2019-12-191-1/+0
* soc/mediatek/mt8183: skip fast calibration for high frequency of TX RX windowHuayang Duan2019-12-121-4/+5
* Change all clrsetbits_leXX() to clrsetbitsXX()Julius Werner2019-12-0430-1150/+1149
* soc/mediatek/mt8183: disable BBLPM of DCXO coreWeiyi Lu2019-11-261-2/+2
* include: Make stdbool.h a separate fileJulius Werner2019-11-181-0/+2
* soc/mediatek/mt8183: Get more space for PreRAM memconsoleHung-Te Lin2019-11-161-6/+6
* lib/fmap: Add optional pre-RAM cacheJulius Werner2019-11-142-2/+4
* soc/mediatek: Add missing '#include <console/console.h>'Elyes HAOUAS2019-11-112-0/+2
* arch/arm64: Pass cbmem_top to ramstage via calling argumentArthur Heymans2019-11-032-2/+2
* lib/cbmem_top: Add a common cbmem_top implementationArthur Heymans2019-11-011-1/+1
* soc/{mediatek,sifive}: Remove unused 'include <arch/barrier.h>'Elyes HAOUAS2019-11-012-2/+0
* soc/mediatek/mt8183: Disable DRAM DVFS in recovery modeYu-Ping Wu2019-10-313-2/+7
* soc/mediatek/mt8183: Pass MR values as function argumentsYu-Ping Wu2019-10-286-49/+58
* soc/mediatek/mt8183: Add udelay after setting voltagesYu-Ping Wu2019-10-241-0/+2
* soc/mediatek/mt8183: Improve DRAM calibration logsYu-Ping Wu2019-10-244-24/+19
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-10 17:06:47 +0000