summaryrefslogtreecommitdiffstats
path: root/src/soc/rockchip
Commit message (Expand)AuthorAgeFilesLines
* soc/rockchip/rk3399/sdram: Add channel to error messageMoritz Fischer2021-03-041-5/+5
* soc/rockchip/rk3399/sdram: Simplify error conditionMoritz Fischer2021-03-041-1/+1
* rk3399: clock: Fix style for rkclk_ddr_reset()Julius Werner2021-02-261-15/+6
* rk3399: sdram: Remove obs_err variable to avoid uninitialized useJulius Werner2021-02-261-21/+29
* soc/rockchip/rk3399/sdram: Remove superfluous parameterMoritz Fischer2021-02-221-3/+3
* soc/rockchip/rk3399/sdram: Use rank_mask in WDQL trainingMoritz Fischer2021-02-201-2/+5
* soc/rockchip/rk3399/sdram: Use rank_mask in CA trainingMoritz Fischer2021-02-201-3/+19
* soc/rockchip/rk3399/clock: Add rkclk_ddr_reset() functionMoritz Fischer2021-02-191-0/+10
* soc/rockchip/rk3399/sdram: Add phy_ctrl_resetMoritz Fischer2021-02-191-0/+13
* soc/rockchip/rk3399/sdram: Clear PI_175 IRQs in data trainingMoritz Fischer2021-02-191-5/+21
* memlayout: Store region sizes as separate symbolsJulius Werner2021-02-192-4/+4
* soc/rockchip/rk3399/sdram: Move WDQL training into a separate functionMoritz Fischer2021-02-181-30/+40
* soc/rockchip/rk3399/sdram: Move RL training into a separate functionMoritz Fischer2021-02-181-28/+41
* soc/rockchip/rk3399/sdram: Move RG training into a separate functionMoritz Fischer2021-02-181-78/+86
* soc/rockchip/rk3399/sdram: Move WL training into a separate functionMoritz Fischer2021-02-181-41/+51
* soc/rockchip/rk3399/sdram: Move CA training into a separate functionMoritz Fischer2021-02-181-36/+49
* soc/rockchip/rk3399/sdram: Order and group tsel variablesMoritz Fischer2021-02-181-12/+18
* soc/rockchip/rk3399/sdram: Shorten sdram_params to paramsMoritz Fischer2021-02-181-79/+69
* drivers: Replace set_vbe_mode_info_validPatrick Rudolph2020-12-172-2/+4
* cbfs: Enable CBFS mcache on most chipsetsJulius Werner2020-12-022-4/+6
* src: Change bare 'unsigned' to 'unsigned int'Martin Roth2020-11-161-36/+36
* soc/rockchip/rk3288/include/soc/display.h: Add missing includesElyes HAOUAS2020-10-191-0/+3
* soc/rockchip/rk3288/gpio.c: Use GPIOx_BASE macrosElyes HAOUAS2020-10-191-9/+10
* soc/rockchip: Drop unneeded empty linesElyes HAOUAS2020-09-217-7/+0
* include/console/uart: make index parameter unsignedFelix Held2020-09-121-1/+1
* {include,mb,soc,sb,vendorcode}: Make hexadecimal notation consistentSubrata Banik2020-09-011-1/+1
* src/soc/rockchip: Add missing <{stddef,stdint}.h>Elyes HAOUAS2020-07-292-0/+3
* soc/rockchip/rk3399/display.c: Add missing includeElyes HAOUAS2020-07-141-1/+1
* soc/rockchip: Use (Q) instead of @Stefan Reinauer2020-06-262-4/+4
* treewide: Add Kconfig variable MEMLAYOUT_LD_FILEFurquan Shaikh2020-06-134-0/+8
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-182-6/+0
* src: Remove unused '#include <stddef.h>'Elyes HAOUAS2020-05-134-4/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-1169-69/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-092-18/+2
* {security,soc}/*/Kconfig: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-081-13/+2
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-062-24/+2
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-062-4/+2
* Replace DEVICE_NOOP with noop_(set|read)_resourcesNico Huber2020-04-101-2/+2
* soc/rockchip: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-0664-836/+128
* Drop explicit NULL initializations from `device_operations`Elyes HAOUAS2020-04-051-1/+0
* soc: Remove copyright noticesPatrick Georgi2020-03-1869-71/+0
* src: Remove unneeded 'include <arch/cache.h>'Elyes HAOUAS2020-03-102-2/+0
* soc/rockchip: Fix typosElyes HAOUAS2020-02-246-8/+8
* src: Replace min/max() with MIN/MAX()Elyes HAOUAS2019-12-201-2/+2
* src/soc/rockchip: Remove unused <stdlib.h>Elyes HAOUAS2019-12-1921-21/+0
* Change all clrsetbits_leXX() to clrsetbitsXX()Julius Werner2019-12-0414-328/+328
* lib/fmap: Disable pre-RAM cache for FSP 1.0Julius Werner2019-11-191-0/+1
* rockchip/rk3288: Split free SRAM more evenly between stagesJulius Werner2019-11-141-4/+4
* lib/fmap: Add optional pre-RAM cacheJulius Werner2019-11-141-1/+2
* rockchip/rk3288: Bump verstage size a little moreJulius Werner2019-11-111-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 03:25:47 +0000