summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/stoneyridge/psp: use PSP_MAILBOX_BAR defineFelix Held2021-11-291-1/+1
* soc/amd/common/block/psp/psp_def: drop PSPV2_STATUS_* definesFelix Held2021-11-291-4/+0
* soc/mediatek: move bustracker_init before watchdog resets againRex-BC Chen2021-11-296-6/+7
* soc/mediatek: Flush cache before triggering EC resetRex-BC Chen2021-11-291-0/+4
* soc/intel/common: Include Alder Lake-N device IDsUsha P2021-11-294-0/+12
* soc/intel/alderlake: Trigger cse_fw_sync before DRAM InitSridhar Siricilla2021-11-291-10/+4
* cpu/x86: Rename X86_AMD_INIT_SIPI to X86_INIT_NEED_1_SIPISubrata Banik2021-11-292-2/+2
* soc/medaitek: add prompt string to config MTK_DFDRex-BC Chen2021-11-291-3/+4
* soc/mediatek/i2c: Return negative values on errorYu-Ping Wu2021-11-262-19/+18
* soc/medaitek/mt8186: fix wrong condition of RTC driversRex-BC Chen2021-11-261-2/+2
* mb/google/corsola: Raise little CPU frequencyRex-BC Chen2021-11-261-0/+1
* mb/google/corsola: Add VPROC12/VSRAM_PROC12 to regulator interfaceRex-BC Chen2021-11-261-0/+2
* soc/mediatek/mt8186: fix variable typeRex-BC Chen2021-11-261-10/+13
* soc/mediatek/mt8186: Add support for regulator VPROC12/VSRAM_PROC12Rex-BC Chen2021-11-262-0/+62
* soc/mediatek: log watchdog statusRex-BC Chen2021-11-261-0/+2
* soc/intel/alderlake: Add ADLP 4+4+2 power configurationsCurtis Chen2021-11-254-3/+18
* soc/amd/*/data_fabric: use DF_ prefix for bit and shift definesFelix Held2021-11-256-13/+13
* soc/amd/*/include/data_fabric: make MMIO_NP definition SoC-specificFelix Held2021-11-253-1/+8
* soc/amd/common/aoac: fix typo in FCH_AOAC_REF_CLK_OK_STATE definitionFelix Held2021-11-252-3/+3
* soc/amd/common/block/include/gpio_defs: add missing de-glitching definesFelix Held2021-11-251-0/+2
* soc/amd/common/block/include/gpio_defs: rework de-glitching definesFelix Held2021-11-251-2/+2
* soc/amd/common/block/include/gpio_defs: use tabs for indentationFelix Held2021-11-251-5/+5
* commonlib/cbmem_id.h: Fix typo in macro nameAngel Pons2021-11-251-1/+1
* soc/amd/common/block/gpio: drop unused gpio_get_addressFelix Held2021-11-252-8/+0
* soc/amd/common/acpi/gpio_bank_lib: drop unused methodsFelix Held2021-11-251-84/+0
* soc/amd/common/block/include/gpio_defs: drop unused GPIO_PIN_IN/OUTFelix Held2021-11-251-3/+0
* soc/amd/stoneyridge: use SOC_AMD_COMMON_BLOCK_ACPI_GPIOFelix Held2021-11-252-100/+1
* soc/amd/common/block/include/gpio_defs: de-duplicate pin status bit defsFelix Held2021-11-252-5/+3
* soc/amd/common/block/include/gpio_defs: drop duplicate wake bit defsFelix Held2021-11-251-11/+7
* soc/amd/common/block/include/gpio_defs: use bit definitions for masksFelix Held2021-11-251-4/+4
* soc/amd/common/block/include/gpio_defs: remove unneeded line breakFelix Held2021-11-251-4/+2
* soc/amd/common/block/include/gpio_defs: drop 8k pullup defineFelix Held2021-11-251-3/+2
* soc/intel/adl: Modify SOC_INTEL_ALDERLAKE_DEBUG_CONSENT default valueKane Chen2021-11-251-4/+3
* soc/intel/elkhartlake: Update SA DIDs TableRick Lee2021-11-252-0/+4
* soc/intel/graphics/Kconfig: Guard optionsArthur Heymans2021-11-251-0/+4
* soc/intel/common/thermal: Refactor thermal block to improve reusabilitySubrata Banik2021-11-259-71/+70
* soc/amd/common/block/include/acpi: fix reference to main acpi includeFelix Held2021-11-241-1/+1
* soc/amd/common/block/include/gpio_defs: add GPIO IRQ status registersFelix Held2021-11-241-0/+2
* soc/amd/common/block/include/gpio_defs: use lower case in hex numbersFelix Held2021-11-241-3/+3
* soc/amd/picasso,stoneyridge/acpi: use define for RTC_DATE_ALARMFelix Held2021-11-244-2/+8
* soc/intel/elkhartlake: Disable Intel PSE by defaultLean Sheng Tan2021-11-241-0/+2
* soc/intel/alderlake: remove tmp bar assignment for cpu crashlogKane Chen2021-11-231-15/+2
* soc/amd/psp_verstage: Init TPM on S0i3 resumeRob Barnes2021-11-223-6/+62
* soc/intel/cannonlake: Fix PEG1 _PRT generationArthur Heymans2021-11-221-0/+6
* soc/intel: Allow enable/disable ME via CMOSSean Rhodes2021-11-222-0/+170
* soc/intel/{adl,ehl,jsl,tgl}: Remove unused header `thermal.h`Subrata Banik2021-11-224-4/+0
* soc/intel/alderlake: Hook up common code for thermal configurationSubrata Banik2021-11-202-0/+12
* soc/intel/alderlake: Set `pch_thermal_trip` for Dynamic Thermal ShutdownSubrata Banik2021-11-201-0/+5
* soc/intel/common/thermal: Allow thermal configuration over PMCSubrata Banik2021-11-204-0/+126
* soc/intel/common/thermal: Use `clrsetbits32()` for setting LTTSubrata Banik2021-11-201-6/+1