summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/sabrina: Rename PSP SPL defaultMarshall Dawson2022-08-081-1/+1
* soc/amd/sabrina: Rename PSP whitelist defaultMarshall Dawson2022-08-081-1/+1
* soc/amd/sabrina: Use new mendocino amd_blobsMarshall Dawson2022-08-071-32/+32
* soc/intel/alderlake: Fix RPL-P 282 15W GT ICC MAXJeremy Compostella2022-08-071-2/+2
* soc/amd/sabrina: Enable PSP Crypto Co-Processor (CCP) DMAKarthikeyan Ramasubramanian2022-08-071-1/+1
* soc/amd/sabrina: Re-init eSPI in bootblockKarthikeyan Ramasubramanian2022-08-071-3/+3
* soc/intel/tigerlake: Expose In-Band ECC config to mainboardFrans Hendriks2022-08-072-0/+37
* soc/intel/mtl: Remove deprecated FSP optionSrinidhi N Kaushik2022-08-051-1/+0
* soc/amd/cezanne/cppc: drop duplicate newlineFelix Held2022-08-041-1/+0
* soc/amd/cezanne/cppc: reduce visibility of cpu_init_cppc_configFelix Held2022-08-042-2/+1
* soc/mediatek: Move common definitions to dramc_soc_common.hRex-BC Chen2022-08-034-48/+28
* soc/intel/alderlake: Add config for IoT FSP supportLean Sheng Tan2022-08-031-0/+10
* soc/soc/intel: Add UFS device with ref-clk-freq propertyMeera Ravindranath2022-08-034-0/+59
* soc/amd/sabrina/fch: enable XTAL pad disabling in S0i3Felix Held2022-08-032-0/+2
* qualcomm/sc7280: Add support for edp and mdp driverVinod Polimera2022-08-0311-0/+3016
* soc/intel/alderlake: Configure DDR5 Physical channel width to 64Meera Ravindranath2022-08-021-1/+1
* soc/intel/alderlake: Add IRQ constraints for CPU PCIe portsTim Crawford2022-08-021-0/+6
* soc/amd/common/block/apob/apob_cache.c: Add assert for APOB DRAM sizeFred Reitberger2022-08-013-4/+7
* soc/qualcomm: Fill coreboot table with PCIe infoVeerabhadrarao Badiganti2022-08-011-0/+11
* soc/qualcomm/sc7280: Enable PCIe driverPrasad Malisetty2022-08-015-1/+287
* Revert "UPSTREAM: soc/amd/sabrina,vc/amd/fsp/sabrina: Add UART support for Sa...Karthikeyan Ramasubramanian2022-08-011-17/+2
* soc/amd/sabrina: Enable HW Modexp engineKarthikeyan Ramasubramanian2022-08-012-2/+8
* soc/qualcomm: Add PCIe supportPrasad Malisetty2022-07-313-0/+956
* soc/mediatek/mt8188: Add SPI supportLiya Li2022-07-293-1/+102
* soc/mediatek: Create GET_TICK_DLY_REG macro for SPI tick delay settingRex-BC Chen2022-07-296-8/+13
* soc/mediatek/mt8188: Add clk_buf support in romstageSong Fan2022-07-291-0/+1
* soc/mediatek/mt8188: Add RTC supportSong Fan2022-07-292-0/+94
* soc/mediatek: Move common definitions from rtc.h to rtc_reg_common.hRex-BC Chen2022-07-295-528/+163
* soc/mediatek/mt8188: Add AUXADC supportHui Liu2022-07-293-0/+35
* soc/mediatek: Move struct mtk_auxadc_regs to auxadc_common.hRex-BC Chen2022-07-295-44/+11
* soc/intel/alderlake: Add missing TDP and Power Limits for ADL-SMichał Żygowski2022-07-292-1/+53
* soc/intel/alderlake: Set VccIn Aux Imon IccMax for ADL-S 4+0 and 2+0Michał Żygowski2022-07-291-0/+2
* soc/intel/alderlake/vr_config.c: Add VR params for ADL-SMichał Żygowski2022-07-291-0/+60
* intel/pmclib: Avoid PMC ABASE read of SLP_TYP and STATUS in ramstageHarsha B R2022-07-291-0/+5
* soc/intel/common/sata: Add APL and GLK SATA PCI IDsSean Rhodes2022-07-291-0/+2
* soc/intel/alderlake: Add support for more CPU PCIe RP UPDsTim Wawrzynczak2022-07-281-0/+6
* soc/intel/alderlake: Enable LPIT supportJeremy Soller2022-07-282-0/+3
* soc/intel/alderlake: Set Energy Perf Bias appropriate default valueJeremy Compostella2022-07-281-2/+3
* soc/intel/alderlake: Enable Energy/Performance Bias controlJeremy Compostella2022-07-281-1/+2
* soc/intel/meteorlake: Fix GPIO reset mapping as per GPIO BWGSubrata Banik2022-07-281-8/+3
* soc/intel/gpio: Add new macro for GPP PAD reset type as `Global Reset`Subrata Banik2022-07-281-0/+5
* soc/amd/sabrina: Disable CCP DMA and HW MODEXPKarthikeyan Ramasubramanian2022-07-272-7/+2
* soc/amd/sabrina: Do not pass SHA operation modeKarthikeyan Ramasubramanian2022-07-272-2/+1
* soc/intel/meteorlake: Use coreboot native event handler for FSP-SSrinidhi N Kaushik2022-07-271-4/+6
* soc/mediatek/mt8195: Skip PCIe ops for eMMC SKUsYu-Ping Wu2022-07-271-2/+7
* mb/google/cherry: Introduce mainboard_needs_pcie_initYu-Ping Wu2022-07-271-0/+3
* soc/mediatek/mt8188: Initialize SSPMRex-BC Chen2022-07-264-1/+13
* soc/mediatek/mt8188: Initialize MCUPMRex-BC Chen2022-07-264-0/+24
* Revert "soc/intel/meteorlake: Align TCSS functions through SBI"Subrata Banik2022-07-251-2/+2
* soc/intel/meteorlake: Choose PCR write to lock GPIO PADSubrata Banik2022-07-251-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-09 05:57:44 +0000