index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
amd
/
sr5650
Commit message (
Expand
)
Author
Age
Files
Lines
*
amdfam_10h-15h: Use ENV_PCI_SIMPLE_DEVICE
Kyösti Mälkki
2019-09-29
1
-14
/
+14
*
nb/amd/pi,sb/amd/sr5650: Remove unnecessary allocation
Jacob Garber
2019-08-20
1
-11
/
+2
*
sb/amd/sr5650: Add fine-grained bounds checking
Jacob Garber
2019-07-17
1
-10
/
+22
*
sb/amd/sr5650: Use 32 bit integers when disabling ports
Jacob Garber
2019-06-21
1
-2
/
+2
*
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-08
3
-6
/
+6
*
sb/amd: Use simple PCI IO config access
Kyösti Mälkki
2019-03-06
1
-5
/
+8
*
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-04
1
-1
/
+1
*
arch/io.h: Drop unnecessary include
Kyösti Mälkki
2019-03-04
1
-1
/
+0
*
device/pci_ops: Drop unused parameter
Kyösti Mälkki
2019-03-03
1
-5
/
+4
*
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-03-01
2
-0
/
+2
*
device: Use pcidev_on_root()
Kyösti Mälkki
2019-01-06
3
-10
/
+10
*
device: Replace ugly cases of dev_find_slot()
Kyösti Mälkki
2019-01-04
1
-2
/
+2
*
southbridge: Remove useless include <device/pci_ids.h>
Elyes HAOUAS
2018-12-19
2
-2
/
+0
*
src/southbridge: Get rid of device_t
Elyes HAOUAS
2018-12-07
1
-19
/
+85
*
src: Remove unneeded include <lib.h>
Elyes HAOUAS
2018-11-16
1
-1
/
+0
*
reset: Finalize move to new API
Nico Huber
2018-10-31
1
-1
/
+1
*
{cpu,drivers,nb,sb}/amd: Replace {MSR,MTRR} addresses with macros
Elyes HAOUAS
2018-10-30
1
-2
/
+2
*
src: Add missing include <stdint.h>
Elyes HAOUAS
2018-10-30
1
-0
/
+2
*
src: Remove unneeded whitespace
Elyes HAOUAS
2018-10-23
1
-3
/
+3
*
cpu/amd: Use common AMD's MSR
Elyes HAOUAS
2018-10-18
2
-3
/
+5
*
sb/amd/sr5650/sr5650.h: Get rid of device_t
Elyes HAOUAS
2018-09-18
1
-30
/
+35
*
src/southbridge: Use "foo *bar" instead of "foo* bar"
Elyes HAOUAS
2018-07-09
1
-9
/
+11
*
src: Get rid of unneeded whitespace
Elyes HAOUAS
2018-06-14
3
-11
/
+11
*
src: Use of device_t is deprecated
Elyes HAOUAS
2018-06-14
1
-13
/
+13
*
sb/amd/sr5650: Fix invalid function declarations
Kyösti Mälkki
2018-06-04
2
-3
/
+4
*
sb/amd/sr5650: Get rid of device_t
Kyösti Mälkki
2018-05-23
3
-49
/
+49
*
src/southbridge: Add required space before the open parenthesis
Elyes HAOUAS
2018-05-08
1
-1
/
+1
*
AMD boards: Fix function name (soft_reset) in message
Jonathan Neuschäfer
2017-10-31
1
-1
/
+1
*
AGESA f15: Remove f10 references
Kyösti Mälkki
2017-08-28
1
-17
/
+12
*
southbridge/amd: add IS_ENABLED() around Kconfig symbol references
Martin Roth
2017-06-30
1
-3
/
+6
*
southbridge/amd/sr5650/sr5650.c: Update acpi_fill_ivrs
Martin Roth
2016-09-15
1
-23
/
+35
*
amd/sr5650: Update add_ivrs_device_entries
Martin Roth
2016-09-15
1
-79
/
+71
*
include/arch/acpi.h: change IVRS efr field to iommu_feature_info
Martin Roth
2016-09-07
1
-1
/
+1
*
src/southbridge: Code formating
Elyes HAOUAS
2016-08-31
2
-19
/
+19
*
src/southbridge: Capitalize CPU, RAM and ROM
Elyes HAOUAS
2016-07-31
2
-3
/
+3
*
header files: Fix guard name comments to match guard names
Martin Roth
2016-01-18
1
-1
/
+1
*
sb/amd/sr5650: Correctly locate CPU MMCONFIG resource
Timothy Pearson
2016-01-04
1
-4
/
+4
*
southbridge/amd/sr5650: Add MCFG ACPI table support
Timothy Pearson
2015-12-18
4
-0
/
+130
*
amd/[nb/fam10|sb/sr5650]: Minor cosmetic changes
Timothy Pearson
2015-12-13
1
-3
/
+3
*
sb/amd/sr5650: Allow resource allocator to assign bus numbers
Timothy Pearson
2015-12-08
1
-3
/
+4
*
southbridge/amd/sr5650: Use correct PCI configuration block offset
Timothy Pearson
2015-11-26
1
-2
/
+2
*
southbridge/amd/sr5650: Hide clock configuration device after setup is complete
Timothy Pearson
2015-11-23
2
-8
/
+11
*
southbridge/amd/sr5650: Add IOMMU support
Timothy Pearson
2015-11-23
4
-10
/
+536
*
src/southbridge/amd/sr5650: Always configure lane director on startup
Timothy Pearson
2015-11-15
1
-10
/
+3
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
10
-40
/
+0
*
southbridge/amd/sr5650: Add AMD Family 15h CPU support
Timothy Pearson
2015-10-26
1
-0
/
+2
*
southbridge/amd/sr5650: Fix hardcoded printk() function names in pcie.c
Timothy Pearson
2015-10-24
1
-5
/
+5
*
southbridge/amd/sr5650: Fix boot failure on ASUS KGPE-D16
Timothy Pearson
2015-10-24
5
-30
/
+456
*
southbridge/amd/sr5650: Add optional delay after link training
Timothy Pearson
2015-10-24
2
-0
/
+7
*
southbridge/amd/sr5650: Fix GPP3a link training in higher width modes
Timothy Pearson
2015-10-23
1
-4
/
+47
[next]