summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/i82801jx
Commit message (Expand)AuthorAgeFilesLines
* nb/intel/x4x: Use common code for SMM in TSEGArthur Heymans2018-12-031-2/+0
* sb/intel/i82801jx: Use common Intel SMM codeArthur Heymans2018-12-033-613/+10
* src: Remove unneeded include <console/console.h>Elyes HAOUAS2018-11-161-1/+0
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-122-2/+0
* src: Add missing include <stdint.h>Elyes HAOUAS2018-11-011-0/+2
* vboot: fix CONFIG_RESUME_PATH_SAME_AS_BOOT S3 resume logicJoel Kitching2018-10-241-0/+1
* intel: Use CF9 reset (part 1)Patrick Rudolph2018-10-222-2/+0
* sb/intel/i82801jx: Use macros for LPC_ENArthur Heymans2018-10-151-0/+10
* Move compiler.h to commonlibNico Huber2018-10-081-2/+0
* src/*/intel: introduce warning when building with no IFDAngel Pons2018-09-131-0/+5
* src/*/intel/: clarify Kconfig options regarding IFDStefan Tauner2018-09-131-1/+1
* sb/intel/i82801[ij]x: do not set Chipset Initialization Register (CIR) 5Stefan Tauner2018-08-161-1/+1
* sb/intel/i82801[ij]x: use (more) RCBA register names instead of magic numbersStefan Tauner2018-08-142-8/+19
* sb/intel/i82801[ijg]x: remove stale board-specific comments from ich*.aslStefan Tauner2018-08-071-22/+21
* sb/intel/i82801{g,j}x: Automatically generate ACPI PIRQ tablesArthur Heymans2018-06-292-0/+9
* sb/intel/i82801xx: Use common RCBA MACROsArthur Heymans2018-06-211-9/+2
* src: Get rid of unneeded whitespaceElyes HAOUAS2018-06-142-2/+2
* sb/intel/i82801jx: Get rid of device_tElyes HAOUAS2018-05-249-32/+40
* src/southbridge: Serialize methods with named objects insideMartin Roth2018-05-091-2/+2
* southbridge/intel: Remove space before/after parenthesisElyes HAOUAS2018-04-301-1/+1
* nb/intel/x4x: Disable watchdog, halt TCO timer and clear timeoutArthur Heymans2018-01-051-0/+1
* sb/intel/i82801jx: Hook up spi codeArthur Heymans2017-12-101-0/+1
* sb/intel: Replace DTS2 with FLVLPatrick Rudolph2017-12-032-2/+2
* sb/intel/i82801jx: Store initial timestamp in bootblockArthur Heymans2017-11-231-0/+14
* sb/intel/i82801jx: Add smbus block operationsArthur Heymans2017-09-121-0/+26
* sb/intel/i82801jx: Use __packedJonathan Neuschäfer2017-09-061-1/+3
* i82801dx/gx/ix/jx: Add low-memory backup for S3 pathKyösti Mälkki2017-08-191-0/+8
* sb/intel/i82801jx: Remove dead codeArthur Heymans2017-08-103-203/+0
* sb/intel/i82801jx: Add romstage smbus and i2c block operationsArthur Heymans2017-08-072-0/+21
* sb/intel/*: Use common SMBus functionsArthur Heymans2017-08-065-158/+4
* sb/intel/i82801jx: Add Interrupt pin and routing RCBA offsets macrosArthur Heymans2017-07-251-0/+17
* sb/intel/i82801jx: Route all PIRQ to INT11Arthur Heymans2017-07-252-33/+21
* sb/intel/i82801jx: Generate default fadt and madtArthur Heymans2017-07-243-0/+150
* sb/intel/i82801jx: Add function to detect s3 resumeArthur Heymans2017-07-233-0/+56
* sb/intel/i82801jx: Add addition IO resourcesArthur Heymans2017-07-231-4/+19
* I82801JX: Add IS_ENABLED around config optionsMartin Roth2017-07-213-4/+4
* sb/intel/i82801jx: Add correct PCI ids and change namesArthur Heymans2017-07-2125-121/+152
* sb/intel/i82801jx: Copy i82801ixArthur Heymans2017-07-2133-0/+5972
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-07 17:19:11 +0000